Large area nonpolar or semipolar gallium and nitrogen containing substrate and resulting devices

This application claim priority to U.S. provisional application, 61/507,829, filed on Jul. 14, 2011, entitled “LARGE AREA NONPOLAR OR SEMIPOLAR GALLIUM AND NITROGEN CONTAINING SUBSTRATE AND RESULTING DEVICES”, which is hereby incorporated by reference in its entirety.

This disclosure relates generally to lighting, and embodiments of the disclosure include techniques for fabricating a large area non-polar or semi-polar gallium and nitrogen containing substrates using nucleation, growth, and coalescing processes. The disclosure can provide substrates for LEDs for white lighting, multi-colored lighting, flat panel displays and other optoelectronic devices.

In the late 1800's, Thomas Edison invented the light bulb. The conventional light bulb, commonly called the “Edison bulb,” has been used for over one hundred years. The conventional light bulb uses a tungsten filament enclosed in a glass bulb sealed in a base, which is screwed into a socket. The socket is coupled to AC power or DC power. The conventional light bulb can be found commonly houses, buildings, and outdoor lightings, and other areas requiring light. Unfortunately, the conventional light bulb dissipates about 90% of the energy used as thermal energy. Additionally, the conventional light bulb routinely fails often due to thermal expansion and contraction of the filament.

Solid state lighting techniques are known. Solid state lighting relies upon semiconductor materials to produce light emitting diodes (LEDs). Red LEDs use Aluminum Indium Gallium Phosphide or AlInGaP semiconductor material. Most recently, Shuji Nakamura pioneered the use of InGaN materials to produce optoelectronic devices emitting light in the violet, blue, and green color range for LEDs and laser diodes. The blue and violet colored LEDs and laser diodes have led to innovations such as solid state white lighting.

GaN-based devices fabricated on bulk GaN substrates with nonpolar or semipolar crystallographic orientations have been shown to have certain favorable characteristics, such as improved efficiency at high current densities and/or elevated temperatures. Most such substrates, however, have been limited in size, with lateral dimensions of about 5 mm wide by 15 mm long. This size limitation, together with relatively high cost, has significantly limited the development and implementation of nonpolar and semipolar GaN-based devices. What is needed is a cost effective means for fabricating large area nonpolar and semipolar bulk GaN substrates, together with methods for fabricating high performance, low cost LEDs and laser diodes on these substrates.

In a specific embodiment, the method includes providing a gallium and arsenic containing substrate having a major surface region and forming a plurality of recessed regions within a thickness of the substrate. Preferably, each of the recessed regions has a first exposed surface of a first crystallographic orientation and a second exposed surface of a second crystallographic orientation. Masking material is formed over at least the first exposed surface of each of the recessed regions, and a nucleation material is formed over the second exposed surface of each of the recessed regions. Gallium and nitrogen containing material are then formed over the nucleation material to fill the recessed regions to form growth structures in each of the recessed regions. The growth structures are then coalesced to form a thickness of a gallium and nitrogen containing material. Then a step of releasing the resulting thickness of the gallium and nitrogen containing material is performed to separate it from at least the major surface region.

The present method provides for fabrication of cost-effective, large area nonpolar and semipolar bulk GaN substrates. The substrates may be used as seed crystals for subsequent bulk crystal growth. In addition, the method enables fabrication of cost-effective, high-performance LEDs and laser diodes. The present method and resulting device can be fabricated using known process equipment, which is easy and cost effective to scale.

FIGS. 1 through 4 are diagrams illustrating a method of fabricating a large area substrate;

FIGS. 5 through 10 are diagrams illustrating an alternative method of fabricating a large area substrate; and

FIGS. 11 through 14 are diagrams illustrating a method and resulting optical devices according to embodiments of the present disclosure.

FIGS. 15 and 16 depict steps for practicing method embodiments.

Referring to FIGS. 1 through 4 , a method of fabricating a large area nonpolar substrate according to an embodiment of the present disclosure is outlined below.

1. Referring first to FIG. 1 , supply a large-area substrate 110 , for example of GaAs. The substrate orientation may be chosen so that the [111]A direction lies in the plane of the surface. For example, the large-area surface may have a (110) orientation. 2. Deposit a masking layer 120 , e.g., a photoresist, SiO x , or SiN x , SrF 2 , or Ni onto the surface, with a thickness of approximately 50 nm-1 micron. Pattern the surface into strips by conventional photolithography with an array (e.g., a one-dimensional or linear array, a two-dimensional array, etc.) of masks or mask strips, with the edges of the masks lying along the intersection of (111)A surfaces with the large-area surface. The openings between the masks 130 may have a width w between about 1 micron and about 10 microns and the pattern has a period L between about 2 microns and about 5000 microns, preferably between about 5 microns and about 1000 microns. 3. Form etched trenches 150 , with a depth d between about 1 micron to about 10 microns, with sidewalls that are vertical to within 30 degrees, for example, by reactive-ion etching with Cl 2 /BCl 3 /SiCl 4 and/or with CF 4 /CHF 3 /SF 6 /O 2 /Ar/N 2 . Optionally, wet-etch to remove damage and prepare a plurality of smooth surfaces 140 with an orientation within degrees of (111)A. 4. Referring next to FIG. 2 , deposit a layer of masking material 220 , e.g., comprising SiO x or SiN x , onto the surface, with a thickness of 50 nm-1 micron, by directional deposition 210 , e.g., sputtering, ion beam deposition, onto the non-(111)A surfaces. 5. Deposit a low-temperature nucleation layer and a high-temperature GaN epitaxial layer 230 on the (111)A surfaces by metalorganic chemical vapor deposition (MOCVD) or molecular beam epitaxy (MBE). 6. Referring now to FIG. 3 , grow a thick GaN layer 330 by hydride vapor phase epitaxy (HVPE). Overall layer thickness is between about 1 micron to about 10 millimeters. A coalescence front 340 may form between separate domains, but the edge dislocation density at coalescence fronts should be less than about 10 4 cm −1 . Some stacking faults 350 may be generated at the (000-1) face of the growing GaN film where it emerges from openings in the original masking layer 120 . The concentration of stacking faults should be less than about 10 4 cm −1 . 7. Referring now to FIG. 4 , remove the GaAs substrate 410 , e.g., by dissolution in mineral acid. 8. Lap backside 440 of free-standing GaN substrate 430 . 9. Optionally, lap, polish, chemical-mechanical polish front and back surfaces to prepare a free-standing GaN substrate or wafer 450 . 10. Perform a device manufacturing process on the free standing substrate or wafer to form devices; and 11. Perform other steps, as desired.

The above sequence of steps provides large area crystalline material.

As shown, FIGS. 1 through 4 illustrate a method for fabricating a large area nonpolar substrate. The method begins by providing a large-area substrate 110 , for example of GaAs or other suitable substrate. The substrate has a predetermined area typically larger than 15 square centimeters. In certain embodiments, the substrate orientation is chosen so that [111]A direction lies in the plane of the surface. The large-area surface also may have a (110) orientation.

Referring again to the FIGS. 1 through 4 , a masking layer 120 , e.g., photoresist, SiO x , or SiN x , SrF 2 , or Ni is deposited onto the surface with a thickness of 50 nm-1 micron. The masking layer is exposed and developed to expose regions 130 of the substrate with the edges of the mask lying along the intersection of (111)A surfaces with the large-area surface. The openings between the masks have a width w between about 1 micron and about 10 microns and the pattern preferably has a period L between about 2 microns and about 5000 microns. In another specific embodiment, the openings between the masks comprise a two-dimensional array of localized openings, for example, with a square, rectangular, hexagonal, or circular shape. The two-dimensional array itself may be square, rectangular, or hexagonal. In the case of square or hexagonal arrays, the period L may be between about 2 microns and about 5000 microns. In the case of rectangular arrays, each of the periods L 1 and L 2 in orthogonal directions may be between about 2 microns and about 5000 microns.

Etched trenches 150 are then formed, e.g. with a depth d between about 1 micron and about 10 microns and with sidewalls that are vertical to within 30 degrees, for example, by reactive-ion etching with Cl 2 /BCl 3 /SiCl 4 and/or with CF 4 /CHF 3 /SF 6 /O 2 /Ar/N 2 or other suitable chemistry. Afterward a wet-etch can be used to remove damage resulting in a plurality of smooth (111)A surfaces 140 on sidewalls of the etched trenches 150 .

Referring now to FIG. 2 , a masking material, e.g., SiO x or SiN x , is deposited onto the surface, with a thickness of 50 nm-1 micron by directional deposition, e.g., sputtering, ion beam deposition, onto the non-(111)A surfaces. Reference numeral 210 indicates the directional deposition of the masking material 220 to the non-(111)A surfaces. The method then deposits a low-temperature nucleation layer and a high-temperature GaN epitaxial layer 230 on the (111)A surfaces by metalorganic chemical vapor deposition (MOCVD) or molecular beam epitaxy (MBE). In a specific embodiment, the low temperature nucleation layer or material several hundred Angstroms thick is deposited by MOCVD at a temperature between about 450 degrees Celsius and about 600 degrees Celsius using trimethylgallium and ammonia as the Ga and N precursors, respectively. The high temperature MOCVD material is provided at a temperature between about 1000 degrees Celsius and about 1100 degrees Celsius, again using trimethylgallium and ammonia as the Ga and N precursors, respectively.

Referring now to FIG. 3 , a thick GaN layer 330 or material is formed by hydride vapor phase epitaxy (HVPE). Overall layer thickness is between about 1 micron and about 10 millimeters, but there can be other thicknesses depending upon the specific embodiment. A coalescence front 340 may form between separate domains, and the edge dislocation density at coalescence fronts may be greater than about 10 2 cm −1 or greater than about 10 3 cm −1 and may be less than about 10 4 cm −1 . In a specific embodiment, some stacking faults 350 may be generated at the (000-1) face of the growing GaN film where it emerges from the openings in the original masking layer 120 . The region of the growing GaN formed above the openings in the original masking layer 120 is referred to herein as a seed region. The concentration of stacking faults may be greater than about 1 cm −1 , greater than about 10 cm −1 , or greater than about 100 cm −1 , and may be less than about 10 4 cm −1 . As shown, the growth forms thick gallium and nitrogen containing material (e.g., a thick GaN layer) 330 .

Referring now to FIG. 4 , the thick gallium and nitrogen material 430 is separated from the GaAs substrate 410 . The GaAs substrate 410 may be separated by dissolution in mineral acids. In a specific embodiment, other techniques such as laser lift-off, selective etching in a flux, spontaneous stress-induced lift-off, lapping, or the like may be used. If desired, lapping of the backside of free-standing GaN substrate can flatten the backside 440 . Also optionally, a lap, polish, chemical-mechanical polish front and/or back surfaces can be performed. Once the free standing film 450 has been released and prepared, a device manufacturing process can be performed on the substrate to form LEDs or other devices as desired. The free-standing GaN substrate has a wurtzite structure, a non-polar major surface orientation, and comprises a one- or two-dimensional array of seed regions and coalescence fronts.

Referring to now to FIGS. 5 through 11 , a method of fabricating a large area semi-polar substrate according to an alternative embodiment of the present disclosure is outlined below.

1. Referring first to FIG. 5 , supply a large-area substrate 110 , for example, of GaAs. Select the substrate orientation so that a {111} A surface makes the same angle with respect to the surface as the (0001) Ga surface of GaN makes with respect to the desired semi-polar surface. For example, in one specific embodiment, the (20-21) surface of GaN makes angles of 75.1° with respect to the +c plane and 14.9° with respect to the closest m-plane. The surface orientation of the GaAs surface may be chosen to be within 50 of (1 −1 0.7) or of (1.22 −0.78 0.22). In another specific embodiment, the (10-11) surface of GaN makes angles of 62.0° with respect to the +c plane and 28.0° with respect to the closest m-plane. The surface orientation of the GaAs surface may be chosen to be within 5° of (1 −1 2) or of (1.43 −0.56 0.43). In still another specific embodiment, the (11-22) surface of GaN makes an angle of 58.4° with respect to the c+ plane and is perpendicular to an m-plane. The surface orientation of the GaAs surface may be chosen to be within 5° of (1 −1 3) or of (3 −1 1). 2. Deposit a mask layer 120 , e.g., SiO x or SiN x , onto the surface, with a thickness of approximately 50 nm-1 micron. Pattern the surface into strips by conventional photolithography with the edges of the masks lying along the intersection of (111)A surfaces with the large-area surface. The openings between the masks 530 may have a width w between about 1 micron and about 10 microns and the pattern may have a period L between about 2 microns and about 5000 microns, or preferably between about 5 microns and about 1000 microns. 3. Prepare trenches 150 with (111)A facets 540 , for example, by wet-etching with a selective etch. 4. In a first alternative embodiment, as shown in FIG. 6 , an array of trenches 650 in the substrate may be prepared by gray scale photolithography. Deposit a layer of photoresist material 620 onto the surface of substrate 110 , with a thickness of approximately 50 nm-1 micron. Perform a UV exposure 628 through a grayscale photomask 624 , e.g., HEBS-glass, with a pre-determined e-beam-developed pattern. Develop the photoresist to form a gray scale pattern with the desired pitch angle. 5. Dry etch, e.g., by RIE, to prepare trenches with a pitch angle chosen to provide (111)A facets 540 . 6. In a second alternative embodiment, as shown in FIG. 7 , an array of trenches 750 is formed by inductively-coupled plasma etching. Deposit a mask 720 , e.g., photoresist, SiO x , or SiN x , SrF 2 , or Ni onto the surface of substrate 110 , with a thickness of approximately 50 nm-1 micron. Pattern the surface into strips by conventional photolithography with an array of mask strips 730 having width w and period L. 7. Perform inductively-coupled plasma etching, using the chemistry, process conditions, and composition and thickness of the mask to vary the angle of the sidewalls so as to expose (111)A facets 540 . 8. Referring now to FIG. 8 , deposit a mask layer 520 , e.g., SiO x or SiN x , onto the surface, with a thickness of approximately 50 nm-1 micron, by directional deposition 810 , e.g., sputtering, ion beam deposition, onto the non-(111)A surfaces. 9. Deposit a low-temperature nucleation layer and a high-temperature GaN epitaxial layer 230 on the (111)A surfaces by metalorganic chemical vapor deposition (MOCVD) or molecular beam epitaxy (MBE). 10. Referring now to FIG. 9 , grow a thick GaN layer 330 by hydride vapor phase epitaxy (HVPE). The overall layer thickness is between about 1 micron to about 10 millimeters. A coalescence front 340 may form between separate domains but the edge dislocation density at coalescence fronts should be less than about 10 4 cm −1 . Some stacking faults 350 may be generated at the (000-1) face of the growing GaN film where it emerges from the original mask layer 520 . The concentration of stacking faults should be less than about 10 4 cm −1 . 11. Referring now to FIG. 10 , remove the GaAs substrate 410 , e.g., by dissolution in mineral acids. 12. Lap the backside 440 of the free-standing GaN substrate 430 . 13. Optionally, lap, polish, chemical-mechanical polish front and back surfaces to form a free-standing substrate or wafer 450 . 12. Perform a device manufacturing process on the free standing substrate to form devices; and 13. Perform other steps, as desired.

FIGS. 5 through 10 illustrate a method for fabricating a large area substrate according to an embodiment of the present disclosure. The method includes formation of a semi-polar GaN wafer as shown in FIG. 5 . In a certain embodiment, the method includes providing a large-area substrate 110 , for example of GaAs. A substrate orientation is selected so that a { 111 }A surface makes the same angle with respect to the surface as the (0001) Ga surface of GaN makes with respect to the desired semi-polar surface. For example, the (20-21) surface of GaN makes angles of 75.1 with respect to the +c plane and 14.9° with respect to the closest m-plane. The surface orientation of the GaAs surface may be chosen to be within 5° of (1 −1 0.7) or of (1.22 −0.78 0.22). The (10-11) surface of GaN makes angles of 62.0° with respect to the +c plane and 28.0° with respect to the closest m-plane. The surface orientation of the GaAs surface may be chosen to be within 5° of (1 −1 2) or of (1.43 −0.56 0.43). The (11-22) surface of GaN makes an angle of 58.4° with respect to the +c plane and is perpendicular to an m-plane. The surface orientation of the GaAs surface may be chosen to be within 5° of (1 −1 3) or of (3 −1 1). Once the substrate orientation is selected, similar processes such as those described above are used to form the free standing semi-polar gallium and nitrogen containing substrate.

In a specific embodiment, using a deposition process, a mask layer 120 , e.g., SiO x or SiN x , is deposited onto the surface with a thickness of approximately 50 nm-1 micron. The mask is patterned into strips by conventional photolithography, with the edges of the masks lying along the intersection of (111)A surfaces with the large-area surface. The openings between the masks 530 preferably have a width w between about 1 micron and about 10 microns and the pattern has a period L between about 2 microns and about 5000 microns, or preferably between about 5 microns and about 1000 microns. Trenches with (111)A facets 540 are then formed, for example, by wet-etching with a selective etch or other suitable process. In another specific embodiment, the openings between the masks comprise a two-dimensional array of localized openings, for example, with a square, rectangular, hexagonal, or circular shape.

Referring now to FIG. 6 a layer of photoresist material 620 is deposited onto the surface of substrate 110 , with a thickness of approximately 50 nm-1 micron. UV exposure 628 is done through a grayscale photomask 624 , e.g., HEBS-glass, with a pre-determined electron-beam-developed pattern. The photoresist is developed to form a gray scale pattern 630 with the desired pitch angle. A dry etch, e.g., by RIE or plasma, forms trenches 650 with a pitch angle chosen to provide (111)A facets 540 .

Referring now to FIG. 7 , in an alternative embodiment, the method uses a patterning process such as inductively-coupled plasma etching. In a specific embodiment, the method deposits a mask 720 , e.g., photoresist, SiO x , or SiN x , SrF 2 , or Ni onto the surface of substrate 110 , with a thickness of approximately 50 nm-1 micron, of the exposed surfaces. The surface is patterned into strips or other suitable configuration by conventional photolithography with an array of mask strips with openings 730 . Preferably, the method performs an inductively-coupled plasma etching process, using the chemistry, process conditions, and composition and thickness of the mask to vary the angle of the sidewalls of the trenches 750 so as to expose (111)A facets 540 according to a specific embodiment.

A mask layer, e.g., SiO x or SiN x , is deposited onto the surface, with a thickness of approximately 50 nm-1 micron, by directional deposition 810 , e.g., sputtering, ion beam deposition, onto the non-(111)A surfaces, as shown in FIG. 8 . Deposition of a low-temperature nucleation layer and a high-temperature GaN epitaxial layer 230 on the (111)A surfaces by metalorganic chemical vapor deposition (MOCVD) or molecular beam epitaxy (MBE) or other suitable techniques is then performed.

Next, a thick GaN layer 330 is grown by hydride vapor phase epitaxy (HVPE), as shown in FIG. 9 . Overall layer thickness is between about 1 micron to about 10 millimeters. A coalescence front 340 may form between separate domains and the edge dislocation density at coalescence fronts may be greater than about 10 2 cm −1 or greater than about 10 3 cm −1 and may be less than about 10 4 cm −1 . Some stacking faults 350 may be generated at the (000-1) face of the growing GaN film where it emerges from the openings in the original mask layer 520 . The concentration of stacking faults may be greater than about 1 cm −1 , greater than about 10 cm −1 , or greater than about 100 cm −1 , and may be less than about 10 4 cm −1 . As shown, the method forms a resulting thickness of gallium and nitrogen containing material in a selected orientation.

Referring now to FIG. 10 , the thick gallium and nitrogen material 430 is separated from the GaAs substrate 410 . This may be accomplished with dissolution in mineral acids. Other techniques such as laser lift-off, selective etching in a flux, spontaneous stress-induced lift-off, lapping, or the like also may be used. If desired, lapping the backside of free-standing GaN substrate to flatten the backside 440 may be performed. Optionally, the method may lap, polish, chemical-mechanical polish front and/or back surfaces. Once the free standing substrate or wafer 450 has been released and prepared, a device manufacturing process may be performed on the free standing substrate to form one or more devices and, and if desirable, performing other steps, as desired. The free-standing GaN substrate has a wurtzite structure, a semi-polar major surface orientation, and comprises a one- or two-dimensional array of seed regions and coalescence fronts.

FIGS. 11 and 12 are cross-sectional diagrams illustrating methods and resulting optical devices according to embodiments of the present disclosure. An optical device is formed by a sequence of steps, including the step of epitaxial layer deposition atop a substrate 610 comprising at least one AlInGaN active layer 1106 , e.g., by MOCVD. In certain embodiments, the deposited layers include an n-type layer 1108 , a doped or unintentionally doped single quantum well (SQW), a multiple quantum well (MQW) structure or double-heterostructure (DH structure), and a p-type layer 1104 , as shown. The device structures may be vertical, as illustrated schematically in FIG. 11 , or lateral, as illustrated schematically in FIG. 12 . The device may be electrically connected to an external circuit to provide a potential between an n-type contact 1112 and a p-type contact 1102 .

In a specific embodiment, the method also deposits an n-type contact 1112 , and a p-type contact 1102 . In some embodiments, at least one of the set of n-type and p-type contacts is placed in specific registry respect to the coalescence fronts and/or the regions containing stacking faults, if present. Contacts may be placed to cover substantially all of the stacking faults in the substrate, if present. The light emission portion may be centered over the coalescence front, or between the coalescence front and a region of stacking faults, if present. In one specific embodiment, transparent p-type contacts are deposited and are placed in such a way that they avoid contact with at least one of coalescence fronts, which may have an elevated concentration of threading dislocations, and regions containing stacking faults. In this way a light-emitting structure may be formed that is substantially free of stacking faults and has a relatively low concentration of threading dislocations. In certain embodiments, a defective region associated with a coalescence front and/or a region of stacking fault is utilized as a shunt path for reducing series resistance. In certain embodiments, n-type contacts are placed above coalescence fronts, with an edge dislocation density above 10 3 cm −1 , and/or regions with a concentration of stacking faults above 10 1 cm −1 , for example, above seed regions.

Referring now to FIG. 12 , in some embodiments, e.g., a laser diode, the p-contact may be placed in a region substantially free of stacking faults and coalescence fronts. A mesa may be formed by conventional lithography and an n-type contact placed in electrical contact with the n-type layer 1108 and/or the substrate 610 . As shown in FIG. 12 , a device may comprise an n-type layer 1108 , an active layer 1106 , a p-type layer 1104 , and a p-type contact 1102 .

FIG. 13 shows a top view (plan view) of a free-standing GaN substrate formed by etching trenches with exposed (111)A facets in the form of a two-dimensional array. The GaN layer grew through the two-dimensional array of openings in the original mask layer to form seed regions 1330 . Coalescence of the GaN layer may form a two-dimensional grid of coalescence fronts 340 .

FIG. 14( a ) shows a top view of a device structure, for example, of LEDs, where transparent p-contacts 1470 have been aligned with respect and placed so as not to be in contact with either the seed regions 1330 or the coalescence fronts 340 . FIG. 14( b ) shows a top view of an alternative embodiment of a device structure, for example, of LEDs, where electrical contacts are again aligned with respect to seed regions 1330 and coalescence fronts 340 but now are positioned above coalescence fronts 340 . FIG. 14( c ) shows a top view of an alternative embodiment of a device structure, for example, of a flip-chip LED, where n-type electrical contacts 1490 are aligned with respect to seed regions 1330 and p-type electrical contacts 1495 are aligned between seed regions 1330 .

Individual die, for example, light emitting diodes or laser diodes, may be formed by sawing, cleaving, slicing, singulating, or the like, between adjacent sets of electrical contacts. Referring again to FIG. 14A , slicing may be performed along coalescence fronts 340 . Slicing may also be performed through seed regions 1330 . Referring now to FIG. 14B , in certain embodiments, slicing may be performed through seed regions 1330 but not along coalescence fronts 340 . Referring again to FIG. 14C , in certain embodiments slicing is performed neither through the seed regions 1330 nor along all coalescence fronts 340 . Depending on the arrangement of the one- or two-dimensional array of seed regions, the singulated die may have three corners, four corners, or six corners.

The methods described herein provide means for fabricating large-area non-polar and semi-polar gallium-containing nitride substrates, albeit having some potentially defective regions. The methods described herein provide means for fabricating high-performance light emitting diodes and/or laser diodes that avoid potential issues associated with defective regions in the large-area non-polar and semi-polar substrates.

FIG. 15 depicts a block diagram of a system. As an option, the present system 1500 may be implemented in the context of the architecture and functionality of the embodiments described herein. The modules of the system can, individually or in combination, perform method steps within system 1500 . Any operations performed within system 1500 may be performed in any order unless as may be specified in the claims. The embodiment of FIG. 15 implements steps to perform: providing a gallium and arsenic containing substrate having a major surface region of a predetermined area (see step 1520 ); forming a plurality of recessed regions within a thickness of the substrate, each of the recessed regions having a first exposed surface of a first crystallographic orientation and a second exposed surface of a second crystallographic orientation (see step 1530 ); depositing masking material over at least the first exposed surface of each of the recessed regions (see step 1540 ); depositing nucleation material over the second exposed surface of each of the recessed regions (see step 1550 ); forming a thickness of gallium and nitrogen containing material overlying the nucleation material such that the thickness of gallium and nitrogen containing material fills each of the recessed regions to form a plurality of growth structures in each of the recessed regions (see step 1560 ); coalescing the plurality of growth structures to form a resulting thickness of a gallium and nitrogen containing material overlying the major surface region of the predetermined area (see step 1570 ); and releasing the resulting thickness of the gallium and nitrogen containing material from at least the major surface region (see step 1580 ).

FIG. 16 depicts a block diagram of a system. As an option, the present system 1600 may be implemented in the context of the architecture and functionality of the embodiments described herein. The modules of the system can, individually or in combination, perform method steps within system 1600 . Any operations performed within system 1600 may be performed in any order unless as may be specified in the claims. The embodiment of FIG. 16 implements steps to perform: providing a gallium and nitrogen containing substrate having a wurtzite structure and a nonpolar or semipolar major surface orientation and comprising a one- or two-dimensional array of seed regions and coalescence fronts (see step 1620 ); depositing at least one active layer on the gallium and nitrogen containing substrate, the active layer comprising nitrogen and at least one of gallium, aluminum, and indium (see step 1630 ); and depositing n-type and p-type contacts in electrical communication with the active layer (see step 1640 ).

While the above is a description of the specific embodiments, various modifications, alternative constructions and equivalents may be used. Therefore, the above description and illustrations should not be taken as limiting the scope of the appended claims.