USPatent applicationPatented

Method of modifying tin to lead ratio in tin-lead bump

Granted 12 Apr 2005 · 1 office action

Assignee: Advanced Semiconductor Engineering, Inc.

Law firm: Law firm · Log in to unlock

Attorney: Attorney · Log in to unlock

Inventors: Su Tao, Tsung-Hua Wu, Yu-Chen Chou, Jen-Kuang Fang +7 · Examiner: Colleen P. Cooke · AU 1754 · TC 1700

Life of the application

8 dated events
⤢ drag to zoom2004200620082010201220142016201820202022ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

A method of modifying the tin to lead ratio of a tin-lead bump forms a patterned solder mask over a substrate that comprises a first tin-lead bump formed thereon, the patterned solder mask having an opening that exposes the tin-lead bump. A solder material including tin and lead is filled in the opening of the solder mask over the first tin-lead bump. The solder material has a tin to lead ratio that differs from that of the first tin-lead bump. The solder material is reflowed to fuse with the first tin-lead bump, which forms a second tin-lead bump. The tin to lead ratio of the second tin-lead bump is thereby different from that of the first tin-lead bump.

Description

5 parts
›CROSS REFERENCE TO RELATED APPLICATIONS

This application claims the priority benefit of Taiwan application serial no. 91103529, filed on Feb. 27, 2002.

›BACKGROUND OF INVENTION

1. Field of the Invention

The invention relates generally to a method of modifying the tin to lead ratio in a tin-lead bump already formed on a wafer.

2. Description of the Related Art

At the manufacturing stage where an integrated circuit (IC) chip is to be packaged, the commonly called “first level package” usually refers to the mount and connection of the IC chip on a carrier. This mount is generally performed according to three configurations: wire bonding, tape automatic bonding (TAB), or flip chip (F/C) connection. TAB and F/C connection conventionally require the formation of conductive bumps on the bonding pads of the IC chip for mounting and connecting the IC chip on the carrier. Various types of conductive bumps are known in the art, including a gold bump, a conductive polymer bump, a polymer bump, etc. The person skilled in the art however knows that conductive bumps made of tin-lead alloy are the most commonly met in the currently manufactured IC packages.

To form a tin-lead bump, an under bump metallurgy (UBM) is first formed on the bounding pad of the semiconductor wafer via evaporation, sputtering, or plating. A photoresist layer then is formed over the semiconductor wafer, the photoresist layer having an opening that exposes the UBM. A solder material is filled in the opening of the photoresist layer over the UBM. The solder material is reflowed to form the tin-lead bump.

The formed bump has a tin to lead ratio that determines various physical properties of the bump, including its reflow point. This tin to lead ratio is usually obtained at the preparation stage of the solder material before it is filled in the opening of the photoresist layer.

The U.S. Pat. No. 5,803,340, which is incorporated by reference herein, discloses a composite solder paste for flip chip bumping that is formed via mixing a first solder material of lower reflow point and a second solder material of higher reflow point. This composite solder paste is filled in the opening of the photoresist layer and is reflowed at the lower reflow point to form an initial bump. The photoresist layer then is removed, and the semiconductor wafer is diced into individual chips. An individual chip then is mounted on a substrate with the initial bump mounted on a contact pad of the substrate. The initial bump then is reflowed at the higher reflow point to form the final bump that electrically connects the chip to the substrate.

›SUMMARY OF INVENTION

An aspect of the invention is therefore to provide a method of modifying the tin to lead ratio of a tin-lead comprising bump and, more particularly, a tin-lead comprising bump that has been formed on a bonding pad, while increasing its height.

To accomplish the above and other objectives, the method of the invention forms a patterned solder mask over a substrate that comprises a bonding pad on which is formed a first tin-lead comprising bump, the patterned solder mask having an opening that exposes the tin-lead comprising bump. A solder material including tin and lead is filled in the opening of the solder mask over the first tin-lead comprising bump. The solder material has a tin to lead ratio that differs from that of the first tin-lead comprising bump. The solder material is reflowed to fuse with the first tin-lead comprising bump, which forms a second tin-lead comprising bump. The second tin-lead comprising bump, formed according to the above method, thereby has a tin to lead ratio different from that of the first tin-lead comprising bump, and has a relatively greater height.

It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed.

›BRIEF DESCRIPTION OF DRAWINGS

The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. In the drawings,

FIG. 1 through FIG. 5 are various views showing different stages in the method of modifying the tin to lead ratio of a tin-lead comprising bump.

›DETAILED DESCRIPTION

The following detailed description of the embodiments and examples of the present invention with reference to the accompanying drawings is only illustrative and not limiting. Furthermore, wherever possible in the description, the same reference symbols will refer to similar elements and parts unless otherwise illustrated in the drawings.

Reference now is made to FIG. 1 through FIG. 5 to describe a method of modifying the tin to lead ratio in a tin-lead bump according to an embodiment of the invention. Hereinafter, “tin-lead bump” is understood as meaning a conductive bump that comprises tin and lead elements, which does not exclude the possible presence of other elements in the bump.

Referring to FIG. 1 , a substrate 10 , for example a semiconductor wafer, comprises an active surface 12 on which is formed a bonding pad 16 (several bonding pads may be provided), and a passivation layer 14 covering the active surface 12 while exposing the bonding pad 16 . An under bump metallurgy (UBM) 18 is formed on the bonding pad 16 , and a tin-lead bump 20 is formed on the UBM 18 . The tin-lead bump 20 is reflowed to form an approximately spherical shape.

Referring to FIG. 2 , a patterned solder mask 100 is formed on the active surface 12 , the patterned solder mask 100 including an opening 102 that exposes the tin-lead bump 20 . The patterned solder mask 100 may be formed directly on the active surface 12 by printing. Alternatively, a photoresist (not shown) first may be formed on the active surface 12 . The material of the solder mask then is filled in the regions exposed through the photoresist by printing. The photoresist layer is finally removed to form the patterned solder mask 100 . Alternatively, the patterned solder mask 100 may be also formed via coating a photosensitive solder mask material on the active surface 12 . Through a photo-via process, the opening 102 then is formed through the solder mask material.

Referring to FIG. 3 , the patterned solder mask includes an opening 102 that exposes the tin-lead bump 20 . A gap is left between the sidewalls of the opening 102 and the surface of the tin-lead bump 20 to receive a solder material 104 . By, for example, printing, the solder material 104 is filled in the opening 102 over the tin-lead bump 20 . The solder material 104 is preferably made of tin-lead alloy, filled under powder or paste form. In order to modify the tin to lead ratio of the tin-lead bump 20 , the tin to lead ratio of the solder material 104 has to be different from that of the tin-lead bump 20 .

Referring to FIG. 3 and FIG. 4 , a flux 106 is sprayed on the solder material 104 . A reflow process is performed to fuse the solder material 104 with the tin-lead bump 20 and subsequently form a second tin-lead bump 22 having a tin to lead ratio different from that of the tin-lead bump 20 . In order to obtain a substantially spherical shape of the final bump, the flux 106 alternatively may be first mixed within the solder material 104 before this latter is filled in the opening 102 . A first reflow is performed to initially fuse the solder material 104 with the initial tin-lead bump 20 , which forms a tin-lead bump 22 as illustrated in FIG. 4 . The flux 106 is sprayed a second time over the tin-lead bump 22 , and a second reflow is performed to form a final tin-lead bump that is substantially spherical.

Referring to FIG. 5 , after the formation of the tin-lead bump 22 is achieved, the solder mask 100 is removed to completely expose the tin-lead bump 22 . Since the tin to lead ratio of the solder material 104 differs from that of the initial tin-lead bump 20 , the resulting tin-lead bump 22 therefore has a tin to lead ratio that differs from that of the initial tin-lead bump 20 .

The invention may be implemented to modify an initial tin to lead ratio of, for example, about 63:37 (also denoted 63Sn/37Pb) for the tin-lead bump 20 to a tin to lead ratio of, for example, about 5:95 (5Sn/95Pb) or 3:97 (3Sn/97Pb) for the tin-lead bump 22 . The above example can be achieved by filling a solder material 104 that has a tin to lead ratio that is higher than that of the initial tin-lead bump (i.e. higher than 63:37). It should be understood that the above ranges are not limiting, and the invention may be advantageously implemented for other tin to lead ratio ranges.

According to the need, the invention may employ either a higher leaded solder material (i.e. including a relatively higher lead content) or a lower leaded solder material (i.e. including a relatively lower lead content) to either increase or decrease the lead content of the tin-lead bump.

As described above, the invention therefore provides a method of modifying the tin to lead ratio of a tin-lead bump that is formed on a substrate. With the method of the invention, the initial tin to lead ratio of the tin-lead bump is changed to a desired tin to lead ratio to obtain desirable physical properties, while the height of the tin-lead bump is further increased.

It should be apparent to those skilled in the art that other structures that are obtained from various modifications and variations of different parts of the above-described structures of the invention would be possible without departing from the scope and spirit of the invention as illustrated herein. Therefore, the above description of embodiments and examples only illustrates specific ways of making and performing the invention that, consequently, should cover variations and modifications thereof, provided they fall within the inventive concepts as defined in the following claims.

Claims as granted

15 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

6 codes
IPC · International Patent Classification
Section B — Performing operations; transporting
  • B23K35/02
  • B23K35/26
Section H — Electricity
  • H05K3/34
USPC · US Patent Classification
228/180.22228/248.1228/226

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomJan 2003Apr 2003Jul 2003Oct 2003Jan 2004Apr 2004Jul 2004Oct 2004Jan 2005Apr 2005USPTOApplicantNon-final rejectionResponse after non-final
USPTOApplicanthover for detail · click to open
Pendency
2.2 y
816 days filing → grant
Office actions
1
non-final + final
Responses
1
no RCE
Examiner
Colleen P. Cooke
art unit 1754 · TC 1700
Citations: 14 back · 0 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

⤢ drag to zoom2004200620082010201220142016201820202022Owner 1
Titlehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock