Semiconductor packaging structure and method
Granted 4 Nov 2014 · 8 office actions
Assignee: Taiwan Semiconductor Manufacturing Company
Law firm: Law firm · Log in to unlock
Attorney: Attorney · Log in to unlock
Inventors: Wei-Hung Lin, Chung-Shi Liu, Chun-Cheng Lin, Cheng-Ting Chen +2 · Examiner: Hoa B Trinh · AU 2893 · TC 2800
Life of the patent
18 dated eventsAbstract
A system and method for packaging semiconductor dies is provided. An embodiment comprises a first package with a first contact and a second contact. A post-contact material is formed on the first contact in order to adjust the height of a joint between the contact pad a conductive bump. In another embodiment a conductive pillar is utilized to control the height of the joint between the contact pad and external connections.
Claims
20 · 3 independent · depth 3Classifications
2 codes- H01L23/02
Claim changes
SoonSee which claims were amended, added or cancelled during examination, with every added and removed word marked.
The published claims of this patent are not paired with the granted ones in what we hold.
File wrapper
See the full prosecution history — every USPTO and applicant action on this file, in order.
Log in to unlockTerm & fees
See the term timeline — pendency span, in-force span, the maintenance fees paid and both computed expiry dates.
Log in to unlockPriority chain
1 priority documents›Priority documents — 1
| Type | Document | Date |
|---|---|---|
| related publication | US 20130187268 A1 | 25 Jul 2013 |
Validity challenges
See the validity challenges on record — reexaminations, IPRs and PGRs, with their institution decisions and outcomes.
Log in to unlockCitations
See every patent this one cites and every patent that cites it back — publication, assignee, and how each one was found.
Log in to unlock