Semiconductor device and fabrication method thereof
Granted 4 Nov 2003 · 8 office actions
Assignee: Semiconductor Energy Laboratory
Law firm: Law firm · Log in to unlock
Attorney: Attorney · Log in to unlock
Inventors: Yoshihiro Kusuyama, Shunpei Yamazaki, Hideomi Suzawa, Koji Ono · Examiner: Eddie Lee
Life of the patent
18 dated eventsAbstract
For forming a gate electrode, a conductive film with low resistance including Al or a material containing Al as its main component and a conductive film with low contact resistance for preventing diffusion of Al into a semiconductor layer are laminated, and the gate electrode is fabricated by using an apparatus which is capable of performing etching treatment at high speed.
Claims
18 · 3 independent · depth 3Classifications
8 codes- H01L2/100
Claim changes
SoonSee which claims were amended, added or cancelled during examination, with every added and removed word marked.
The published claims of this patent are not paired with the granted ones in what we hold.
File wrapper
See the full prosecution history — every USPTO and applicant action on this file, in order.
Log in to unlockTerm & fees
See the term timeline — pendency span, in-force span, the maintenance fees paid and both computed expiry dates.
Log in to unlockPriority chain
1 priority documents›Priority documents — 1
| Type | Document | Date |
|---|---|---|
| related publication | US 20020163049 A1 | 7 Nov 2002 |
Validity challenges
See the validity challenges on record — reexaminations, IPRs and PGRs, with their institution decisions and outcomes.
Log in to unlockCitations
See every patent this one cites and every patent that cites it back — publication, assignee, and how each one was found.
Log in to unlock