USPatent applicationPatented

Surface mount package for long lead devices

Granted 23 Jul 2002 · no office action yet

Current assignee: HARVATEK CORPORATION · originally YOUNGTEK ELECTRONICS CORPORATION

Law firm: Law firm · Log in to unlock

Attorney: Attorney · Log in to unlock

Inventors: Bily Wang · Examiner: Jeffrey Gaffin · AU 2841 · TC 2800

Life of the application

6 dated events
⤢ drag to zoom20022004200620082010201220142016201820202022ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

Via holes are plated through the substrate of a surface mount package. The leads of an electronic device is inserted in the plated-through via holes. The bottom of the plated through metal is enlarged as pads to provide reliable soldering surfaces to a motherboard. Upon heating the leads are soldered to the walls of the plated through via holes. Alternatively, the leads can be folded before inserting into the plated-through via holes.

Description

5 parts
›This application is a continuation of Ser. No…

This application is a continuation of Ser. No. 09/399039, filed Sep. 21, 1999.

›BACKGROUND OF THE INVENTION

(1) Field of the Invention

This invention relates to package for electronic devices, in particular to a surface mount package.

(2) Background of the Invention

Many kinds of electronic devices such as capacitors, resistors have long leads. With the advent of printed circuits, it is desirable to use surface mount packages for the devices for easy connection to the printed circuit board.

FIG. 1A shows top view of a conventional package for a typical long lead device. A substrate 20 has two via holes 24 through which the leads of a device (not shown) can extend. FIG. 1B shows the side view of section A—A′ of FIG. 1 A. The substrate 20 has two grooves 22 outside the via holes 24 . When the leads of a device is inserted through the via holes, the leads are bent outward against the grooves 22 and recessed in the grooves 22 as shown in FIG. 1 C. FIG. 1D shows the side view of the package with a device 10 inserted through the package. The two leads 12 of the device 10 are inserted through the substrate 20 and bent outward. Because of the recessed grooves 22 , the bottom ends of the bent leads 12 are flush with the bottom of the substrate 20 . Thus the bottom surface of the package is flat for surface mounting to a printed circuit board.

However the rounded ends of the leads do not provide a big contact area for soldering to the printed circuit board, the soldering reliability. Although the ends of the leads 12 may be crimped flat to increase the contact area, the increase in soldering area is limited.

›SUMMARY OF THE INVENTION

An object of this invention is provide a package for surface mounting of long-lead electronic devices. Another object of this invention is to provide a big-area bonding pad for improving the soldering reliability of a surface mount package.

These objects are achieved by using plated through via holes in the substrate of the surface-mount package. The leads of the device are inserted into the plated through via holes. The bottom of the plated through metal is enlarged as a pad to provide a large reliable surface mounting surface. Upon heating the leads are soldered to the walls of the plated through holes. Alternatively, the leads of leads can be folded before inserting into the plated through holes.

›BRIEF DESCRIPTION OF SEVERAL VIEWS OF THE DRAWING

FIG. 1A shows a top view of a prior art surface mount package; FIG. 1B shows a section view of the package shown in FIG. 1A; FIG. 1C shows the bottom view of the package shown in FIG. 1A; FIG. 1D shows the side view of the package when a long-lead device is mounted.

FIG. 2A shows the top view of the package of the present invention; FIG. 2B shows the section view of the package shown in FIG. 2A; FIG. 2C shown the bottom view of the package shown in FIG. 2A; FIG. 2D shows the side view of the package with a long-lead device mounted.

›DETAILED DESCRIPTION OF THE INVENTION

The top view of package of the present invention is shown in FIG. 2 A. The insulating substrate 30 of the package has two via holes 34 . The via holes are plated through with soldering material 36 as shown in the section view of the package FIG. 2 B. The bottom of the plated-through metal 36 adheres to the bottom of the substrate 30 and is enlarged into flat pads as shown in FIG. 2 C. These enlarged bottom pads provide reliable soldering contacts for surface mounting to a mother-board.

FIG. 2D shows the side view of the package with the leads 12 of a long-lead device 10 inserted into the plated-through via holes of the substrate 30 . Upon heating, the soldering material of plated-through holes forms an intimate soldered contact with the long leads 12 . Meanwhile, the enlarged bottom pads 36 of the plated-through via holes can form intimate soldered contacts with a motherboard (not shown).

The soldering material 36 for the via hole can be a tin-lead alloy, which melts upon heating. If the long leads of the device 10 is very thin, the leads 22 of the device 10 can be folded inside the plated-through via hole 36 as shown in FIG. 2 E. Folding provides more contact area of the leads 22 with the plated-through 36 .

While the preferred embodiment of the invention has been described, it will be apparent to those skilled in the art that various modifications may be made in the embodiment for the surface mount package without departing from the spirit of the present invention. Such modifications are all within the scope of this invention.

1 of 5 part labels are ours — the grant heads the rest

Claims as granted

2 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

15 codes
IPC · International Patent Classification
Section H — Electricity
  • H01R12/55
  • H05K3/36
  • H05K1/14
  • H05K3/30
  • H05K3/34
USPC · US Patent Classification
174/260361/803174/262361/774174/266257/698361/719174/258361/760174/261

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomOct 2001Jan 2002Apr 2002Jul 2002USPTOApplicantNotice of allowance
USPTOApplicanthover for detail · click to open
Pendency
0.9 y
316 days filing → grant
Office actions
0
none on record
Responses
1
no RCE
Examiner
Jeffrey Gaffin
art unit 2841 · TC 2800
Citations: 12 back · 4 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

⤢ drag to zoom200620082010201220142016201820202022Owner 1liens, releases & corrections
Titlehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock