USPatent applicationPatented

Method of forming a thin film on a semiconductor wafer

Granted 6 Aug 2002 · no office action yet

Application· this page
9885043
filed 21 Jun 2001
Publication
Not published
not published
Patent
US 6,429,152
granted 6 Aug 2002

Life of the application

5 dated events
⤢ drag to zoom20022004200620082010201220142016201820202022ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

A method is given to form a thin film on a surface of a semiconductor wafer. The surface has at least a first region, containing an inner portion of the wafer, and a second region, containing an outer portion of the wafer, and slopes outward from the first region to the second region. The method starts with performing an in-situ inert gas plasma treatment on the surface of the semiconductor wafer to generate different temperatures from the first region to the second region. Different deposition rates of a precursor A from the first region to the second region are thus generated so as to form a flat surface. Then a precursor A-chemical vapor deposition (CVD) process is performed to form the thin film with the flat surface immediately after performing the inert gas plasma treatment.

Description

5 parts
›BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a method of forming a thin film on a semiconductor wafer, and more specifically, to a method of forming a thin film with a flat surface on a semiconductor wafer.

2. Description of the Prior Art

Silicon oxide, having a proper dielectric constant and excellent cohesion to silicon surfaces is commonly used in gate oxides, local oxidation of silicon (LOCOS), field oxides, interlayer dielectrics, pad oxides, etc. As the integration density of the electrical devices fabricated on the wafer increases, the standard for the quality and the step coverage ability of the silicon oxide becomes more rigid.

There are three commonly adopted methods for forming a silicon oxide film on a surface of a semiconductor wafer: (1) chemical vapor deposition (CVD), (2) thermal oxidation, and (3) spin-on glass (SOG). The CVD processes include silane low-pressure chemical vapor deposition (SiH 4 -LPCVD), tetra-ethyl-ortho-silicate low-pressure chemical vapor deposition (TEOS-LPCVD), plasma-enhanced chemical vapor deposition (PECVD), etc. Generally a silicon oxide film formed by the CVD process has better step coverage ability. The CVD process involves changing reactants to solid products through chemical reactions in a chamber, and is one of the most important tools commonly applied in the semiconductor industry. Since the CVD process involves producing films through chemical reactions among gas reactants, the crystallinity and the stoichiometry of the films are better than that of the films produced by sputtering.

However, the thickness uniformity of the thin film, especially thin films composed of large molecule precursors, formed by the PECVD process is easily affected by the operating temperature of the PECVD process so as to reduce yield rates in subsequent processes. This negative effect is normally compensated by adjusting parameters of the PECVD process, including gas flow rate, pressure or showerhead spacing. However, such adjustments normally change the film property and narrow the process window. As specifications for the semiconductor devices become more and more complicated, the requirement for the thickness uniformity of the thin film tends to be more and more rigid as well. Thus it is important to improve the thickness uniformity of the thin film without changing the film property.

›SUMMARY OF THE INVENTION

It is therefore a primary object of the present invention to provide a method of using a precursor A to form a thin film on a semiconductor wafer so as to improve the thickness uniformity of the thin film.

According to the claimed invention, a surface of a semiconductor wafer has at least a first region, containing an inner portion of the wafer, and a second region, containing an outer portion of the wafer, and slopes outward from the first region to the second region. An in-situ inert gas plasma treatment is performed on the surface of the semiconductor wafer to generate different temperatures from the first region to the second region. Different deposition rates of the precursor A from the first region to the second region are thus formed so as to form the flat surface. A precursor A-chemical vapor deposition (CVD) process is performed immediately after performing the inert gas plasma treatment so as to form the thin film with the flat surface.

It is an advantage of the present invention against the prior art that a temperature gradient is formed from the first region to the second region so as to generate different deposition rates of the precursor A from the first region to the second region. The defective thickness uniformity of the thin film is thus improved without changing the film property. Consequently, the yield rates of subsequent processes and the reliability of the product are both significantly improved without narrowing the process window.

These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment, which is illustrated in the figures and drawings.

›BRIEF DESCRIPTION OF THE DRAWING

FIG. 1 to FIG. 3 are schematic views of forming a thin film on a semiconductor wafer according to the present invention.

›DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT · 1 of 2

Please refer to FIG. 1 to FIG. 3 of schematic views of forming a thin film on a semiconductor wafer according to the present invention. As shown in FIG. 1, a semiconductor wafer 30 comprises a first region 32 , comprising an inner portion of the semiconductor wafer 30 , and a second region 34 , comprising an outer portion of the semiconductor wafer 30 . In addition, as shown in FIG. 2, the first region 32 slopes up to the second region 34 so that the semiconductor wafer 30 has a concave profile.

At the beginning of the method, an in-situ inert gas plasma treatment, with a radio frequency power (RF power) ranging from 0.5 to 1.5 W/cm 2 and using an ammonia (NH 3 ) plasma with a flow rate ranging from 2500 to 5000 standard cubic centimeters per minute (sccm), is performed on a surface of the semiconductor wafer 30 at a pressure lower than 2 Torrs. A temperature gradient from the first region 32 to the second region 34 is thus generated so that the temperature of the first region 32 is lower than that of the second region 34 .

Then a precursor A-plasma enhanced chemical vapor deposition (PECVD) process is immediately performed after performing the inert gas plasma treatment, to form a thin film, composed of low k (low dielectric constant) materials, with a flat surface, having a uniformity of less than 1.3% (±1σ). Wherein both the in-situ inert gas plasma treatment and the precursor A-PECVD process are performed in the same chamber, and the deposition rate of the precursor A, comprising tetra-ethyl-ortho-silicate (TEOS), tri-methyl silane (3MS), tetra-methyl silane (4MS) or tetra-methyl cyclo tetra-siloxane (TMCTS), decreases as the temperature increases. Since the surface temperature of the first region 32 is lower than that of the second region 34 , the deposition rate of the precursor A is higher in the first region 32 than in the second region 34 . The defective thickness uniformity of the thin film caused by the slope from the first region 32 up to the second region 34 is thus improved by the formation of the flat surface.

As shown in FIG. 3, in another embodiment of the present invention, the first region 32 slopes down to the second region 34 so that the semiconductor wafer 30 has a convex profile. The in-situ inert gas plasma treatment is performed on the surface of the semiconductor wafer 30 at an alternative pressure of higher than 8 Torrs. A temperature gradient from the first region 32 to the second region 34 is thus generated so that the temperature of the first region 32 is higher than that of the second region 34 . Then a precursor A-PECVD process is immediately performed after performing the inert gas plasma treatment so as to form a thin film with a flat surface, having a uniformity of less than 1.3% (±1σ). Wherein the deposition rate of the precursor A, comprising TEOS, 3MS, 4MS or TMCTS, decreases as the temperature increases. Since the surface temperature of the first region 32 is higher than that of the second region 34 , the deposition rate of the precursor A is lower in the first region 32 than in the second region 34 . The defective thickness uniformity of the thin film caused by the slope from the first region 32 down to the second region 34 is thus improved by the formation of the flat surface.

In another embodiment of the present invention, the first region 32 sloping down to the second region 34 so that the semiconductor wafer 30 has a convex profile. The in-situ inert gas plasma treatment is performed on the surface of the semiconductor wafer 30 at an alternative pressure of lower than 2 Torrs. A temperature gradient from the first region 32 to the second region 34 is thus generated so that the temperature of the first region 32 is lower than that of the second region 34 . Then aprecursor A-PECVD process is immediately performed after performing the inert gas plasma treatment so as to form a thin film with a flat surface, having a uniformity of less than 1.3% (±1σ). Wherein the deposition rate of the precursor A, comprising silane (SiH 4 ), increases as the temperature increases. Since the surface temperature of the first region 32 is lower than that of the second region 34 , the deposition rate of the precursor A is lower in the first region 32 than in the second region 34 . The defective thickness uniformity of the thin film caused by the slope from the first region 32 down to the second region 34 is thus improved by the formation of the flat surface.

In another embodiment of the present invention, the first region 32 slopes up to the second region 34 so that the semiconductor wafer 30 has a concave profile. The in-situ inert gas plasma treatment is performed on the surface of the semiconductor wafer 30 at an alternative pressure of higher than 8 Torrs. A temperature gradient from the first region 32 to the second region 34 is thus generated so that the temperature of the first region 32 is higher than that of the second region 34 . Then aprecursor A-PECVD process is immediately performed after performing the inert gas plasma treatment to form a thin film with a flat surface, having a uniformity of less than 1.3% (±1σ). Wherein the deposition rate of the precursor A, comprising SiH 4 , increases as the temperature increases. Since the surface temperature of the first region 32 is higher than that of the second region 34 , the deposition rate of the precursor A is higher in the first region 32 than in the second region 34 . The defective thickness uniformity of the thin film caused by the slope from the first region 32 up to the second region 34 is thus improved by the formation of the flat surface.

In comparison with the compensating method of adjusting parameters of the PECVD process, including gas flow rate, pressure or showerhead spacing, according to the prior art, a temperature gradient is formed from the first region 32 to the second region 34 in the present invention. Different deposition rates of the precursor A from the first region 32 to the second region 34 are thus generated. The defective thickness uniformity of the thin film caused by the slope from the first region 32 to the second region 34 is thus improved without narrowing the process window or changing the film property. Consequently, the yield rates of subsequent processes and the reliability of the product are both significantly improved.

›DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT · 2 of 2

Those skilled in the art will readily observe that numerous modifications and alterations of the device may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bound of the appended claims.

Claims as granted

19 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

8 codes
IPC · International Patent Classification
Section C — Chemistry; metallurgy
  • C23C16/46
  • C23C16/40
  • C23C16/02
Section H — Electricity
  • H10P14/692
USPC · US Patent Classification
438/798438/799438/788438/795

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomJul 2001Oct 2001Jan 2002Apr 2002Jul 2002Oct 2002USPTOApplicantNotice of allowance
USPTOApplicanthover for detail · click to open
Pendency
1.1 y
411 days filing → grant
Office actions
0
none on record
Examiner
Trung Dang
art unit 2823 · TC 2800
Citations: 3 back · 7 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

⤢ drag to zoom20022004200620082010201220142016201820202022Owner 1
Titlehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock