USPatent applicationPatented

Semiconductor structure

Granted 9 Jul 2002 · 1 office action

Application· this page
9651684
filed 30 Aug 2000
Publication
Not published
not published
Patent
US 6,417,082
granted 9 Jul 2002

Life of the application

19 dated events
⤢ drag to zoom20002002200420062008201020122014201620182020ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

A process for making a semiconductor structure comprises implanting nitrogen through a layer comprising SiO2 into a substrate comprising Si, wherein the layer is on the substrate, and wherein the layer is from about 30 to about 300 thick.

Description

4 parts
›BACKGROUND

The present invention relates to semiconductor structures, semiconductor devices, electronic devices, and methods of making each.

It is known to implant nitrogen ions into semiconductor structures at a high dose to form an interface between a silicon substrate and a sacrificial dielectric layer to strengthen the bonding between the substrate and the dielectric layer. See C. T. Liu, Y. Ma, et al., “Light Nitrogen Implant for Preparing Thin-Gate Oxides” 18 (March 1997) No. 3, New York, pp. 105-107. After implantation of nitrogen through the sacrificial dielectric layer, the layer is stripped away and another oxide is grown. The nitrogen retards oxidation, so the new dielectric layer (the gate dielectric layer) is generally less than 20 Å thick. Liu indicates that a high does is necessary to achieve the improved bonding. However, the higher the dose, the thinner the new dielectric layer. For certain semiconductor structures, a dielectric layer less than 20 Å thick is undesireable.

This known procedure adds a step to the manufacturing process because the gate dielectric layer is needed to replace the sacrificial dielectric layer that was stripped away. This procedure also does not maximize the strength of interface bonding between the silicon substrate and the gate dielectric layer that can be gained through the implantation of nitrogen. The less-than-optimal strength of the interface bonding may interfere with the flash memory application of the semiconductor structure.

›SUMMARY

The structures, devices, and processes described herein address at least some of the above-identified shortcomings.

In one aspect of the invention, a process for making a semiconductor structure comprises implanting nitrogen through a layer comprising SiO 2 into a substrate comprising Si, wherein the layer is on the substrate, and wherein the layer is from about 30 Å to about 300 Å thick.

In another aspect of the invention, a process for making a semiconductor structure comprises implanting nitrogen through a layer comprising SiO 2 into a substrate comprising Si, wherein the layer is on the substrate, and the layer is from about 30 Å to about 300 Å thick, and wherein the implanting causes defects; washing the semiconductor structure; and removing the defects.

In still another aspect of the invention, A process for making a semiconductor device, comprises (a) making a semiconductor structure comprising implanting nitrogen through a non-sacrificial layer comprising SiO 2 into a substrate comprising Si, wherein the layer is on the substrate, and the layer is from about 30 Å to about 300 Å thick, and wherein the implanting causes defects; washing the semiconductor device with an aqueous solution comprising ammonium hydroxide; removing the defects; and (b) converting the semiconductor structure into a semiconductor device.

The present invention provides the foregoing and other features, and the advantages of the invention will become further apparent from the following detailed description of the presently preferred embodiments, read in conjunction with the accompanying drawings. The detailed description and drawings are merely illustrative of the invention and do not limit the scope of the invention, which is defined by the appended claims and equivalents thereof.

›BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a semiconductor structure.

FIG. 2 is the semiconductor structure of FIG. 1 having defects.

FIG. 3 is the semiconductor structure of FIG. 2 have substantially no defects.

›DETAILED DESCRIPTION

FIG. 1 shows a semiconductor structure 10 having a silicon substrate 12 and a dielectric layer 14 . Preferably, the dielectric layer comprises SiO 2 (an oxide layer). Preferably, the dielectric layer is grown on the substrate to a thickness very close to the desired thickness of the final dielectric layer in the semiconductor device created from semiconductor structure 10 . Preferably, the dielectric layer is non-sacrificial. That is, the dielectric layer on the substrate need not be stripped away after implantation of nitrogen ions. Preferably, the dielectric layer is from 30 Å to 300 Å, (+/−5 Å). More preferably, the dielectric layer is from 70 Å to 130 Å.

Optionally, a mask layer can be formed on the silicon substrate 12 using methods and materials well known in the art, as well as those described in U.S. Pat. No. 5,960,274 (Mehta), which is hereby incorporated by reference. Preferably, the mask layer is a photoresist layer patterned to prevent implantation in specific portions of the substrate.

In a preferred embodiment, nitrogen ions (either atomic or molecular) are implanted using standard equipment through a dielectric layer into a substrate comprising Si. Preferably, the layer is in contact with the substrate. Preferably, implanting is carried out using a plasma emersion doping system. The energy can range from about 1 KeV to about 50 KeV, preferably the energy is less than 10 KeV, more preferably the energy is less than 5 KeV. Any dose of nitrogen can be used. Preferably the dose is from about 1×10 13 cm −2 to about 5×10 15 cm −2 . Any implant angle can be used. Preferably, the implant angle is from 0° to 75°.

FIG. 2 shows the semiconductor structure 10 after the nitrogen ions have been implanted through dielectric layer 14 . Preferably, the nitrogen ions distribute about the implanting region 15 according to a Gaussian (normal) distribution pattern. The implanting process may cause contamination or defects to the semiconductor structure.

Advantageously, the nitrogen at the interface can enhance bonding, which strengthens the interface against such stresses as hot carrier stressing and other kinds of electrical stressing.

In a preferred embodiment, contamination is removed by washing the semiconductor structure. Preferably, the washing comprises a standard RCA clean. In a standard RCA clean, the semiconductor structure is immersed in a solution of H 2 O—NH 4 OH—H 2 O 2 in an approximate ratio of 5:1:1 by volume. The solution is maintained at a preferred temperature of approximately 65° C. to 80° C. After approximately 5 to 15 minutes in the solution, the semiconductor structure is removed from the solution and rinsed in deionized water.

Typically, the semiconductor structure is then immersed for approximately 15 seconds in a 10:1 HF solution to remove any oxide formed during the first step. Next, the wafer is immersed in a solution of H 2 O—HCI—H 2 O 2 in an approximate ratio of 6:1:1 by volume heated to approximately 65° C. to 80° C. After approximately 5 to 15 minutes in the HCI solution, the semiconductor substrate is rinsed and dried. A standard RCA clean, which is well known to those of skill in the art, is described in Stanley Wolf's text, Semiconductor Processing For The VLSI Era, Vol. 1: Process Technology (1986) at 516-17.

The defects or contamination in or around implanting region 15 may be removed by any process well known in the art. Preferably, defects are removed through annealing or through reoxidizing. Annealing is preferably carried out at a temperature of from about 800° C. to about 1100° C., preferably from 900° C. to 1000° C. Reoxidizing is preferably carried out by a rapid thermal process in an oxidizing atmosphere at a temperature of from about 1000° C. to about 1300° C. for from about 100 seconds to about 140 seconds.

FIG. 3 shows the semiconductor structure 10 after the contamination and defects have been removed. The nitrogen ions that have been implanted form interface 16 , which is sandwiched between dielectric layer 14 and substrate 12 . The semiconductor structure of FIG. 3 can be made into many types semiconductor device using techniques well known in the art.

Semiconductor devices can be made from the semiconductor structure of the invention using methods that are well known in the art. Exemplary, non-limiting semiconductor devices include integrated circuits, for example, a memory cell such as an SRAM, a DRAM, an EPROM, an EEPROM etc.; programmable logic devices; data communications devices; clock generation devices; etc.

Electronic devices can made that comprise the semiconductor devices formed from the semiconductor structure of the present invention using techniques well known in the art. Any electronic device (a device powered by either AC or DC or some combination thereof may include the semiconductor device made from the semiconductor structure of the invention. These electronic devices include but are not limited to mobile phones, automobiles, airplanes, computers, televisions, stereos, VCRs, CD-changers, microwave ovens, etc.

The individual processing steps for use in the present invention are well known to those of ordinary skill in the art, and are also described in Encyclopedia of Chemical Technology, Kirk-Othmer, Volume 14, pp. 677-709 (1995); Semiconductor Device Fundamentals, Robert F. Pierret, Addison-Wesley, 1996; and Microchip Fabrication 3rd. edition, Peter Van Zant, McGraw-Hill, 1997.

It should be appreciated that the present invention is capable of being incorporated in the form of a variety of embodiments, only a few of which have been illustrated and described above. The invention may be embodied in other forms without departing from its spirit or essential characteristics. The described embodiments are to be considered in all respects only as illustrative and not restrictive, and the scope of the invention is therefore indicated by the appended claims rather than by the foregoing description. All changes that come within the meaning and range of equivalency of the claims are embraced to be within their scope.

Claims as granted

26 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

5 codes
IPC · International Patent Classification
Section H — Electricity
  • H01L21/425
  • H01L21/265
USPC · US Patent Classification
438/528438/520438/585

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomJul 2000Oct 2000Jan 2001Apr 2001Jul 2001Oct 2001Jan 2002Apr 2002Jul 2002USPTOApplicantNon-final rejectionResponse after non-final
USPTOApplicanthover for detail · click to open
Pendency
1.9 y
678 days filing → grant
Office actions
1
non-final + final
Responses
1
no RCE
Examiner
Trung Dang
art unit 2823 · TC 2800
Citations: 15 back · 0 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

⤢ drag to zoom20002002200420062008201020122014201620182020Owner 1Owner 4Owner 5Owner 7liens, releases & corrections
TitleLienReleasehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock