USPatent applicationPatented

Method for forming gate electrode of a semiconductor device with dual spacer to protect metal portion of gate

Granted 7 Jan 2003 · 2 office actions

Current assignee: Hyundai Electronics Industries · originally Hyundai

Law firm: Law firm · Log in to unlock

Attorney: Attorney · Log in to unlock

Inventors: Hyeon Soo Kim · Examiner: Richard Booth · AU 2812 · TC 2800

Application· this page
9472202
filed 27 Dec 1999
Publication
Not published
not published
Patent
US 6,503,806
granted 7 Jan 2003

Life of the application

9 dated events
⤢ drag to zoom20002002200420062008201020122014201620182020ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

Disclosed is a method for forming a gate electrode of a semiconductor device, the method comprises the steps of: stacking a gate oxide film, a doped first silicon film, a diffusion preventing film, a metal film having a high melting point and a mask insulating film on a semiconductor substrate; forming a gate electrode by patterning a resultant stack structure; forming a second silicon film on an entire surface of a resultant structure; forming an oxidation preventing film on an entire surface of a resultant structure; forming a spacer on a side wall of the gate electrode by anisotrophically etching the oxidation preventing film and the second silicon film; and forming a gate reoxide film on the semiconductor substrate by oxidizing the semiconductor substrate.

Description

4 parts
›BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a method for forming a gate electrode of a semiconductor device, and more particularly, the present invention relates to a method for forming a gate electrode of a semiconductor device, which prevents properties of a semiconductor device from being degraded due to the fact that metal having a high melting point and used as a gate electrode when implementing a thermal treating process of a gate oxide film under an oxidizing atmosphere for improving the film's quality thereof, is oxidized.

2. Description of the Related Art

Generally, a doped polysilicon is widely used as a gate electrode of a semiconductor device.

While a gate electrode formed using a polysilicon has an advantage of its processes being stable due to a high specific resistance of the polysilicon, design rule is decreased, thereby it is difficult to increase an operating speed of a semiconductor device.

To cope with this problem, it is disclosed in the art that high melting point metal such as tungsten having a low specific resistance be used to form a gate electrode.

In light of the above statements, while not shown in a drawing, a method for forming a gate electrode of a semiconductor device according to the conventional art will be described hereinbelow in connection with the case that tungsten is used as the high melting point metal.

First, a gate oxide film is formed on a semiconductor substrate to have a constant thickness. Then, a first polysilicon film, a tungsten film for a gate electrode and a mask oxide film are formed on a resultant structure.

Then, by etching a resultant structure using a gate electrode mask, a gate electrode is patterned. Thereafter, an oxidation preventing film spacer is formed on a side wall of the gate electrode using a second polysilicon film.

However, when a gate reoxide film is formed by an oxidizing process to compensate a gate oxide film which is etched by ion-implanting and etching processes, if a degree of oxidation is not properly controlled, the tungsten film can be oxidized.

In other words, in the method for forming a gate electrode of a semiconductor device according to the conventional art, as mentioned above, in the case that tungsten being metal having a high melting point is used as a gate electrode, the tungsten film can be oxidized when the gate reoxide film is formed by the oxidizing process, whereby properties of a semiconductor device can be degraded and according to this, it is difficult to accomplish high integration and high speed of the semiconductor device.

›SUMMARY OF THE INVENTION

Accordingly, the present invention has been made in an effort to solve the problems occurring in the related art, and an objective of the present invention is to provide a method for forming a gate electrode of a semiconductor device, in which an oxidation preventing film is formed by a stack structure of a polysilicon film and a nitride film, thereby improving film quality of a gate oxide film on a semiconductor device which is damaged when implementing a patterning process of a gate electrode.

Another objective of the present invention is to provide a method for forming a gate electrode of a semiconductor device, which prevents properties of a gate electrode formed by metal having a high melting point from being degraded when thermally treating a gate oxide film under an oxidizing atmosphere for forming a gate reoxide film to be used in a lightly-doped drain (LDD) ion-implanting process, thereby enabling a semiconductor device to be highly integrated.

In accordance with one aspect, the present invention provides a method for forming a gate electrode of a semiconductor device, comprising the steps of: stacking a gate oxide film, a doped first silicon film, a diffusion preventing film, a metal film having a high melting point for a gate electrode and a mask insulating film on a semiconductor substrate; forming a gate electrode by patterning a resultant stack structure; forming a second silicon film on an entire surface of a resultant structure; forming an oxidation preventing film on an entire surface of a resultant structure; forming a spacer on a side wall of the gate electrode by anisotrophically etching the oxidation preventing film and the second silicon film; and forming a gate reoxide film by oxidizing the semiconductor substrate.

In accordance with another aspect, the present invention provides a method for forming a gate electrode of a semiconductor device, comprising the steps of: stacking a gate oxide film, a doped first polysilicon film, a diffusion preventing film, a tungsten film and a mask insulating film on a semiconductor substrate; forming a gate electrode by patterning a resultant stack structure; forming a second polysilicon film on an entire surface of resultant structure; forming an nitride film for an oxidation preventing film on an entire surface of a resultant structure; forming a spacer on a side wall of the gate electrode by anisotrophically etching the nitride film and the polysilicon film; and forming a gate reoxide film on the semiconductor substrate by oxidizing a lower portion of the second polysilicon film and the semiconductor substrate.

›BRIEF DESCRIPTION OF THE DRAWINGS

The above objectives, and other features and advantages of the present invention will become more apparent after a reading of the following detailed description when taken in conjunction with the drawings, in which:

FIGS. 1 through 4 are cross-sectional views for explaining a method for forming a gate electrode of a semiconductor device in accordance with an embodiment of the present invention.

›DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

Reference will now be made in greater detail to a preferred embodiment of the invention, an example of which is illustrated in the accompanying drawings. Wherever possible, the same reference numerals will be used throughout the drawings and the description to refer to the same or like parts.

FIGS. 1 through 4 are cross-sectional views for explaining a method for forming a gate electrode of a semiconductor device in accordance with an embodiment of the present invention.

First, a device isolating film (not shown) is formed on an inactive region of a semiconductor substrate 1 .

Then, as shown in FIG. 1, on an entire surface of the resultant structure, there are stacked a gate oxide film 2 , a doped first polysilicon film 3 , a diffusion preventing film 4 , a tungsten film 5 and a mask insulating film 6 .

At this time, the gate oxide film 2 has a thickness of 1-100 Å, the first polysilicon film 3 has a thickness of 500-1000 Å, and the diffusion preventing film 4 is formed by TiN or WN and has a thickness of 10-500 Å.

Also, the tungsten film 5 is formed by a sputtering method or a chemical vapor deposition method, to have a thickness of 100-2000 Å; and the mask insulating film 6 is formed using an oxide film, a nitride film or a stack structure of them, to have a thickness of 1000-2000 Å.

At this time, the diffusion preventing film 4 can also be formed using an oxide film, a nitride film or a stack structure of them instead of TiN or WN, to have a thickness of 50-500 Å.

Thereafter, by etching the stack structure using a gate electrode mask (not shown), a gate electrode is patterned.

Following this, as shown in FIG. 2, a second polysilicon film 7 and an oxidation preventing film 8 are formed on an entire surface of a resultant structure to have constant thickness, respectively. At this time, the oxidation preventing film 8 is formed by a nitride film.

Then, as shown in FIG. 3, by anisotrophically etching the oxidation preventing film 8 and the second polysilicon film 7 , a spacer is formed on a side wall of the gate electrode.

Next, as shown in FIG. 4, an oxidizing process is implemented to compensate the semiconductor substrate 1 which is damaged when patterning the gate electrode and/or forming the spacer and to form a gate reoxide film 9 on the semiconductor substrate 1 , which is to be used in a subsequent ion-implanting process.

A lower portion of the patterned second polysilicon film 7 is oxidized through the oxidation process. Then, the oxidation process is carried out under oxygen atmosphere in a furnace.

At this time, it is preferred that the gate reoxide film 9 is formed to have thickness of 10-300 Å.

As described above, by the method for forming a gate electrode of a semiconductor device according to the present invention, advantages are provided as described below.

In the method for forming a gate electrode of a semiconductor device according to the present invention, due to the fact that metal having a high melting point is used to form a gate electrode and a circumferential outer surface of the metal having a high melting point is surrounded by an insulating film, properties of the gate electrode are prevented from being degraded when implementing a thermal treating process for compensating a gate oxide film for damage, whereby it is possible to highly integrate a semiconductor device and improve properties and reliability of the semiconductor device.

In the drawings and specification, there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.

Claims as granted

20 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

4 codes
IPC · International Patent Classification
Section H — Electricity
  • H01L21/28
USPC · US Patent Classification
438/304438/596438/592

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomJan 2000Jul 2000Jan 2001Jul 2001Jan 2002Jul 2002Jan 2003USPTOApplicantNon-final rejectionResponse after non-finalNon-final rejectionResponse after non-finalNotice of allowance
USPTOApplicanthover for detail · click to open
Pendency
3.0 y
1,107 days filing → grant
Office actions
2
non-final + final
Responses
2
no RCE
Examiner
Richard Booth
art unit 2812 · TC 2800
Citations: 9 back · 3 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

⤢ drag to zoom20002002200420062008201020122014201620182020Owner 1
Titlehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock