USPatent applicationPatented

Thermal spreading enhancements for motherboards using PBGAs

Granted 18 Feb 2003 · 3 office actions

Assignee: Intel Corporation

Law firm: Law firm · Log in to unlock

Attorney: Attorney · Log in to unlock

Inventors: Michael Barrow · Examiner: Albert W. Paladini · AU 2827 · TC 2800

Application· this page
8873973
filed 12 Jun 1997
Publication
Not published
not published
Patent
US 6,521,845
granted 18 Feb 2003

Life of the application

16 dated events
⤢ drag to zoom19982000200220042006200820102012201420162018ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

A thermally efficient printed circuit board for a ball grid array (BGA) integrated circuit package. The printed circuit board includes a first outer conductive plane located on a top surface of a substrate. A portion of the first outer conductive plane is covered with a solder mask. The solder mask has an opening that exposes a portion of the first outer conductive plane. A solder ball of the BGA package is attached to the exposed portion of the conductive plane to mount the package to the printed circuit board. The outer conductive plane has a wide area that provides a relatively efficient thermal path to conduct heat that flows through the solder ball from the integrated circuit package. Additionally, the outer conductive plane is coupled to internal conductive planes by a plurality of vias. The internal conductive planes further dissipate the heat which flows from the package into the printed circuit board.

Description

4 parts
›BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a thermally efficient printed circuit board that supports one or more integrated circuit packages.

2. Description of Related Art

Integrated circuits are typically assembled into a package that is soldered to a printed circuit board. There are many types of integrated circuit packages such as pin grid array (PGA), quad flat pack (QFP) and ball grid array (BGA). BGA integrated circuit packages include an integrated circuit that is mounted to a substrate. Located on a top surface of the substrate are a plurality of bond pads that are wire bonded to the integrated circuit. The bond pads are connected to solder pads located on the bottom surface of the substrate by routing traces and a number of vias. The integrated circuit is typically enclosed by a plastic material. Solder balls are attached to the solder pads of the package substrate and then subsequently reflowed to attach the package to a printed circuit board.

Most of the heat generated by the integrated circuit conducts through the substrate and the solder balls, and into the printed circuit board. The heat is typically removed from the circuit board by convective heat transfer. The convective heat transfer rate is increased by enlarging the area from which the heat is removed. It is therefore desirable to have the heat conduct outward from the mounting area of the package. The solder balls are soldered to surface pads of the printed circuit board. The surface pads of the printed circuit board are typically circular shaped pads located on a layer of dielectric material. The dielectric has a relatively low coefficient of the thermal conductivity. Consequently the printed circuit board provides a relatively poor conductive path for the heat generated by the integrated circuit.

Some integrated circuit packages incorporate heat slugs and heat sinks to improve the heat transfer rate from the package and increase the overall thermal efficiency of the assembly. Head slugs and heat sinks can significantly increase the cost of the package. It would be desirable to improve the thermal efficiency of the printed circuit board. It would therefore be desirable to provide a BGA circuit board assembly that is thermally efficient and relatively inexpensive to produce.

›SUMMARY OF THE INVENTION

The present invention is a thermally efficient printed circuit board for a ball grid array (BGA) integrated circuit package. The printed circuit board includes a first outer conductive plane located on a top surface of a substrate. A portion of the first outer conductive plane is covered with a solder mask. The solder mask has an opening that exposes a portion of the first outer conductive plane.

›BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a cross-sectional view of an electronic assembly of the present invention;

FIG. 2 is top view of a printed circuit board of the electronic assembly;

FIG. 3 is an enlarged view of a solder pad of the printed circuit board.

›DETAILED DESCRIPTION OF THE INVENTION

Referring to the drawings more particularly by reference numbers, FIGS. 1-3 show an electronic assembly of the present invention. The electronic assembly 10 includes an integrated circuit package 12 that is mounted to a printed circuit board 14 . The package 12 includes an integrated circuit 16 that is mounted to a substrate 18 . The integrated circuit 16 may be a microprocessor, although it is to be understood that the package 12 may contain other electrical devices. The integrated circuit 16 is typically enclosed by a plastic material 20 .

The integrated circuit 16 is connected to a plurality of bond pads 21 located on the top surface 27 of the substrate 18 by bond wires 22 . The substrate 18 contains a plurality of vias 24 that connect the bond pads 21 to a plurality of solder pads 26 located on a bottom surface 28 of the package 12 . An inner group of solder pads 26 and vias 24 may be dedicated to electrical ground (Vss). An outer group of solder pads 26 and vias 24 may be dedicated to electrical power (Vdd). The direct via paths and separated Vdd and Vss pads reduce the inductance of the package. Additionally, the construction of the package reduces the thermal impedance through the substrate 18 .

A plurality of solder balls 30 are attached to the bottom surface 28 of the substrate 18 . The solder balls 30 mount the package 12 to the printed circuit board 14 . The package 12 is typically assembled and provided to an assembly site with the solder balls 30 attached to the solder pads 26 . Such an integrated circuit package is commonly referred to as a ball grid array (BGA) package. The BGA package 12 is then placed onto the printed circuit board 14 and the solder balls 30 are heated and reflowed to mount the package 12 to the board 14 .

Referring to FIG. 2, the printed circuit board 14 includes a first outer conductive plane 32 located on a top surface 34 of a substrate 36 . The printed circuit board 14 may also have a plurality of second outer conductive planes 38 . The first outer conductive plane 32 is connected to the inner solder pads 26 of the package 12 which are dedicated to electrical ground Vss. The second outer conductive planes 38 are connected to outer solder pads 26 that are dedicated to electrical power Vdd. The circuit board 14 may also have a plurality of individual conductive surface pads 40 that are connected to corresponding individual solder pads of the package and dedicated to digital signals. The pattern on the bottom surface 28 of the package 12 is generally the same as the pattern of the printed circuit board 14 . The top surface 34 of the substrate 36 has a layer of solder mask 42 . The solder mask 42 has a plurality of openings 44 .

Referring to FIG. 3, each opening 44 exposes a contact pad area 46 of the first conductive plane 32 . Although not shown, the solder mask 42 also has openings 44 to expose contact pad areas 46 of the second conductive plane 38 and the individual surface pads 40 of the circuit board 14 . The openings 44 allow the solder balls 28 to be attached to the conductive planes. The solder mask 42 prevents the solder balls 30 from wicking outside of the contact pad area 46 .

The contact pad areas 46 may be plated with a layer of solder material. In the preferred embodiment, each contact pad area 46 has four concentric adhesion openings 48 that are shaped as a segment of a circle. The adhesion openings 48 expose an underlying dielectric layer of the substrate 18 . It has been found that the solder mask 42 will more readily adhere to the dielectric material than the copper material of the conductive planes. The adhesion openings 48 therefore increase the peel strength of the solder mask 42 so that the maskant does not delaminate from the circuit board 14 .

Referring to FIG. 1, the substrate 36 may have a plurality of vias 50 . The vias 50 may connect the first outer conductive plane 32 to a first internal conductive plane 52 . The first internal conductive plane 52 is preferably dedicated to electrical power Vss. Likewise, the vias 50 may connect the second outer conductive planes 38 to second internal conductive planes 54 that are dedicated to electrical power Vdd. The vias 50 may also connect the outer conductive planes 32 and 38 to corresponding conductive planes 56 and 58 , respectively, located on the bottom surface 60 of the substrate 36 .

Most of the heat generated by the integrated circuit 16 conducts through the package substrate 18 and the solder balls 26 , and into the conductive planes 32 and 38 of the printed circuit board 14 . The relatively large conductive planes provide a large area which can dissipate the heat flowing from the package 12 . Additionally, the vias 50 and internal conductive planes 52 and 54 provide another thermal path that dissipate the heat flowing from the package 12 . The assembly of the present invention thus provides a thermally efficient printed circuit board for a BGA package. In addition to a lower thermal impedance, the circuit board also provides a relatively strong peel strength for the solder mask of the board.

Claims as granted

18 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

8 codes
IPC · International Patent Classification
Section H — Electricity
  • H05K1/02
  • H05K3/34
  • H05K1/11
  • H05K3/42
USPC · US Patent Classification
174/260174/262174/261439/91

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoom199819992000200120022003USPTOApplicantNon-final rejectionFinal rejectionFinal rejectionNotice of allowance
USPTOApplicanthover for detail · click to open
Pendency
5.7 y
2,077 days filing → grant
Office actions
3
non-final + final
Responses
5
no RCE
Examiner
Albert W. Paladini
art unit 2827 · TC 2800
Citations: 6 back · 14 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

⤢ drag to zoom19982000200220042006200820102012201420162018Owner 1
Titlehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock