USPatent applicationPatented

Method of forming conformal epitaxial semiconductor cladding material over a fin field effect transistor (FINFET) device

Granted 18 May 2021 · 5 office actions

Current assignee: Applied Materials Israel · originally Applied Materials, Inc.

Law firm: Law firm · Log in to unlock

Attorney: Attorney · Log in to unlock

Inventors: Sheng-Chin Kung, Hua Chung · Examiner: Mounir S Amer · AU 2894 · TC 2800

Life of the application

20 dated events
⤢ drag to zoom20182020202220242026202820302032203420362038ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

The present disclosure generally relates to devices having conformal semiconductor cladding materials, and methods of forming the same. The cladding material is a silicon germanium epitaxial material. The cladding material is capable of being deposited to a thickness which is less than cladding materials formed by conventional deposition/etch techniques.

Description

8 parts
›CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims benefit of U.S. Provisional Patent Application Ser. No. 62/432,869, filed Dec. 12, 2016, which is herein incorporated by reference.

BACKGROUND
›Field

Embodiments of the present disclosure generally relate to semiconductor devices having conformal semiconductor cladding materials, and methods of forming the same.

›Description of the Related Art

Incorporation of high mobility strained channels into fin-based transistors provides desired stress into channels regions of a device. However, conventional techniques of forming a stress material onto the fins of a device can cause the device to functional at a lower level than designed, or worse, can result in the device being scrapped due to inadvertent merging of the stress material with a fin, which can result in an electrical short.

What is needed is a method of forming a conformal epitaxial semiconductor cladding material over semiconductor devices.

›SUMMARY

In one embodiment, a method of forming a strained channel layer comprises exposing one or more three-dimensional feature on a substrate to a silicon-containing precursor and germanium-containing precursor comprising chlorine to form an epitaxial silicon-germanium channel layer on intersecting surfaces the one or more features, the intersecting surfaces having different crystallographic orientations.

In another embodiment, a method of forming a strained channel layer comprises exposing one or more vertical fins on a substrate to a silicon-containing precursor and germanium-containing precursor to selectively form an epitaxial silicon-germanium strained channel layer on exposed horizontal and vertical surfaces of the one or more vertical fins, the exposed horizontal and vertical surfaces having different crystallographic orientations selected from <100> and <110> planes, wherein the germanium-containing precursor comprises chlorine.

In another embodiment, a device comprises a substrate having a plurality of vertical fins extending from a surface thereof, and an epitaxial silicon-germanium strained channel layer formed conformally over horizontal and vertical surfaces of surfaces of the plurality of vertical fins, the horizontal and vertical surfaces having different crystallographic orientations, wherein the epitaxial silicon-germanium strained channel layer has a uniform germanium concentration and a thickness less than five nanometers.

›BRIEF DESCRIPTION OF THE DRAWINGS

So that the manner in which the above recited features of the present disclosure can be understood in detail, a more particular description of the disclosure, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only exemplary embodiments and are therefore not to be considered limiting of scope, as the disclosure may admit to other equally effective embodiments.

FIGS. 1A-1C are schematic sectional views of a substrate during operations of FINFET formation, according to embodiments of the disclosure.

FIGS. 2A-2D illustrate TEM photographs of a strained channel layer of FIG. 1B , according to one embodiment of the disclosure.

To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures. It is contemplated that elements and features of one embodiment may be beneficially incorporated in other embodiments without further recitation.

›DETAILED DESCRIPTION · 1 of 2

The present disclosure generally relates to devices having conformal semiconductor cladding materials, and methods of forming the same. The cladding material is a silicon germanium epitaxial material. The cladding material is capable of being deposited to a thickness which is less than cladding materials formed by conventional deposition/etch techniques, while still maintaining a desired uniformity.

FIGS. 1A-1C are schematic sectional views of a substrate during operations of FINFET formation, according to embodiments of the disclosure. FIG. 1A illustrates a substrate 100 having vertical fins 102 and a shallow trench isolation (STI) layer 104 therein. The substrate 100 may be a bulk silicon substrate, silicon-on insulator (SOI) substrate, germanium substrate, or the like. The vertical fins 102 extend vertically from an upper surface of the substrate 100 . The vertical fins 102 are formed by masking and etching an upper surface of the substrate 100 , resulting in the vertical fins 102 . However, other formation methods are also contemplated. The vertical fins 120 include channel dopings, which are introduced through implantation of the vertical fins 102 . The STI 104 is disposed between the vertical fins 102 on an upper surface of the substrate 100 . The STI 104 facilitates electrical isolation between devices formed on the substrate 100 . As illustrated in FIG. 1A , the vertical fins 102 extend a distance above the upper surface of the STI 104 . In one example, the STI 104 is formed from one or more of silicon dioxide, silicon nitride, or silicon oxynitride. However, other dielectric materials are contemplated.

After formation of the vertical fins 102 and the STI 104 , strained channel layers 106 are formed on surfaces of the vertical fins 102 , as shown in FIG. 1B . The strained channel layer 106 is formed during an epitaxial deposition process, and thus, has a crystallographic orientation which corresponds to the crystallographic orientation of the vertical fins 102 . In one example, the strained channel layer 106 is epitaxial silicon germanium (Si (1-x) Ge x ). The presence of the strained channel layer 106 induces a desired stress into the channel region of a device, source/drain regions of a device, or both. In one example, the strained channel layer 106 functions as a junction material.

The strained channel layer 106 is formed by exposing the vertical fins 102 to a gas mixture including one or more germanium precursors and one or more silicon precursors. The Ge fraction in the strained channel layer 106 may range from about 5 percent to about 75 percent in Si (1-x) Ge x ; e.g. Si 0.95 Ge 0.05 to Si 0.25 Ge 0.75 . The one or more germanium precursors may include germanium tetrachloride (GeCl 4 ), chlorogermane (GeH 3 Cl), dichlorogermane (GeH 2 Cl 2 ), trichlorogermane (GeHCl 3 ), hexachlorodigermane (Ge 2 Cl 6 ), octachlorotrigermane (Ge 3 Cl 8 ). The one or more silicon precursors may include silane (SiH 4 ), disilane (Si 2 H 6 ), trisilane (Si 3 H 8 ), tetrasilane (Si 4 H 10 ), pentasilane (Si 5 H 12 ). An optional carrier gas may be utilized, including diatomic hydrogen or diatomic nitrogen. It is to be noted that other germanium and silicon precursors are contemplated. In one example, the substrate 100 is maintained at a temperature within a range of about 560 degrees Celsius to about 700 degrees Celsius. A pressure within a processing chamber is maintained at a pressure of about 5 torr to about 80 torr. Each of the silicon precursor and the germanium precursor is provided at a flow rate of about 100 sccm to about 1200 sccm, however, other flow rates are contemplate depending upon substrate size. A carrier gas of diatomic nitrogen or diatomic hydrogen may be utilized to facilitate flow of the germanium precursor and the silicon precursor.

In a specific example of depositing an epitaxial silicon-germanium strained channel layer conformally over one or more vertical and horizontal surfaces of a vertical fins, the silicon precursor is provided at a flow rate of about 15 sccm to about 45 sccm, and a germanium precursor is provided at a flow rate of about 100 sccm to about 1000 sccm. In such an example, the ratio of silicon precursor to germanium precursor is about 1:2 to about 1:67.

The substrate 100 having the vertical fins 102 thereon is exposed to the germanium precursor and the silicon precursor in a cyclical process (e.g., atomic layer deposition), or simultaneously (e.g., chemical vapor deposition). In one example, the strained channel layer 106 is formed in a low pressure chemical vapor deposition process, such as at about 5 torr to about 80 torr. Additionally or alternatively, the silicon precursor and/or the germanium precursor is ionized or radicalized to facilitate deposition of material on the vertical fins 102 . In one example, the strained channel layer 106 may be deposited to a thickness less than 10 nanometers, such as about less than 5 nanometers, or about 2 nanometers or less. In such an example, quantum confinement may be observed once the thickness of the strained channel layer 106 is of the same magnitude of the de Broglie wavelength of the electron wave function. When materials are deposited to such a thickness, the electronic and optical properties of the deposited material deviate from those of bulk materials. Benefits may include, for example, enhancement in drain current, lower power consumption, and/or lower threshold voltages to turn on resistors,

In such an example, the vertical fins 102 serve a structural support allowing the strained channel layer 106 to be grown thereon. Because the vertical fins 102 provide structural support, the strained channel layer 106 may be formed having a relatively smaller thickness, as described above, thus improving device performance via higher current flow by reducing junction width.

Conventional epitaxially grown silicon germanium is formed with facets due to the crystalline orientation (i.e., face-centered cubic) of the silicon germanium, as well as the use of HCl which is generally used in conventional silicon germanium formation in FINFET devices. The inclusion of facets generally results in non-uniform film deposition. However, the strained channel layer 106 is formed with significantly reduced number of facets compared to conventional approaches. In addition, the strained channel layer 106 also has uniform silicon and germanium concentrations throughout, in contrast to conventional silicon germanium layers. In conventional silicon germanium layers, germanium concentrations are generally greater in horizontal (e.g., <100>) planes as compared to vertical (e.g., <110>) planes. Additionally, growth rates of a material may differ significantly on <100> and <110> planes, resulting in films of non-uniform thickness. The strained channel layer 106 does not suffer from the same concentration and/or thickness non-uniformities of conventional layers.

›DETAILED DESCRIPTION · 2 of 2

Benefits of the present disclosure may be achieved by using a chlorine-containing germanium precursor. Chlorine-containing germanium precursors, such as those described above, are selective against oxide and nitride materials. Therefore, using the process chemistries described above, the strained channel layer 106 is formed on exposed surfaces of the vertical fins 102 , but silicon germanium material is generally not deposited on the exposed surfaces of the STI 104 . Moreover, the process chemistry described herein facilitates uniform growth rates on both the <100> and <110> planes across a wide range of process conditions.

In one example, a strained channel layer 106 may be grown as described above. At about 650 degrees Celsius and about 10 torr, the growth rate of <100> plane is about 162 angstroms per minute, with a germanium concentration of about 27 atomic percent. In the <110> plane, the growth rate is about 165 angstroms per minute, and the germanium concentration is about 26 atomic percent. In another example, at about 600 degrees Celsius and about 15 torr, the growth rate in the <100> plane is about 87 angstroms per minute, and the germanium concentration is about 30 percent. In the <110> plane, growth rate is about 92 angstroms per minute, and the germanium concentration is about 28 percent. In one example, the growth rates in the <100> plane and in the <110> plane are within 3 percent of one another, such as 2 percent of one another, or within 1.5 percent of one another, or within 1.0 percent of one another.

As illustrated in FIG. 1C , after formation of the strained channel layer 106 , a gate dielectric 108 and a gate material 110 are formed over the strained channel layer. The gate dielectric 108 is located between the strained channel layer 106 and the gate material 110 to facilitate electrical isolation therebetween. The gate dielectric 108 may be formed of silicon oxide, silicon nitride, hafnium oxide, hafnium silicon oxynitride and/or hafnium silicon oxide. The gate material 110 may be formed of polysilicon, amorphous silicon, germanium, silicon germanium, metals, and/or metal alloys.

FIGS. 2A-2D illustrate TEM photographs of a strained channel layer 106 formed over a substrate 100 , according to one embodiment of the disclosure. The strained channel layer 106 is formed conformally over vertical fins 102 . The strained channel layer 106 is an epitaxial silicon germanium layer having a uniform thickness and concentration throughout. Additionally, because the strained channel layer 106 deposits selectively on exposed surfaces of the vertical fins 102 , and not on the exposed surfaces of the STI 104 , etching operations to remove material from the STI are unnecessary. Thus, formation of the strained channel layer 106 is more efficient than conventional approaches.

While one example of a FINFET is illustrated, other devices are also contemplated. For example, embodiments herein may be used for double-gate, trigate, and similar FINFET structures, as well as other features. Uses in devices other than FINFETs are also contemplated. Moreover, while embodiments herein may be described with respect to strained channel layers, application of disclosed embodiments with respect to unstrained channel layers is also contemplated

Benefits of the disclosure include the application of strained gate channels which may be deposited more uniformly and of smaller scale than conventional strained gate channels. Additionally, the formation process described herein for the strained gate channels utilizes a selective deposition process, thereby reducing process time by eliminating certain masking and etching processes.

While the foregoing is directed to embodiments of the present disclosure, other and further embodiments of the disclosure may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow.

Claims as granted

22 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

4 codes
IPC · International Patent Classification
Section H — Electricity
  • H01L21/02
  • H10D99/00
  • H10D62/17
  • H10D62/832

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomJan 2018Jul 2018Jan 2019Jul 2019Jan 2020Jul 2020Jan 2021Jul 2021USPTOApplicantRestriction requirementNon-final rejectionFinal rejectionResponse after finalNon-final rejectionResponse after non-finalNotice of allowance
USPTOApplicanthover for detail · click to open
Pendency
3.4 y
1,253 days filing → grant
Office actions
4
after a restriction
Responses
4
1 RCE
Interviews
2
examiner interview summaries
Examiner
Mounir S Amer
art unit 2894 · TC 2800
Citations: 43 back · 1 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

⤢ drag to zoom20182020202220242026202820302032203420362038Owner 1
Titlehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock