Wiring board, manufacturing method for wiring board, and image pickup apparatus
Granted 27 Jun 2017 · 5 office actions
Assignee: Olympus Corporation
Law firm: Law firm · Log in to unlock
Attorney: Attorney · Log in to unlock
Inventors: Noriyuki Fujimori · Examiner: Pete Lee · AU 2848 · TC 2800
Life of the application
16 dated eventsAbstract
A wiring board includes a plurality of wiring layers, a plurality of insulating layers, and an electrode member made of a conductive material, the electrode member being incorporated in the wiring board in a state in which the electrode member includes exposed sections on side surfaces that cross the plurality of wiring layers and the plurality of insulating layers.
Description
8 parts›CROSS REFERENCE TO RELATED APPLICATION
This application is a continuation application of PCT/JP2011/078704 filed on Dec. 12, 2011 and claims benefit of Japanese Application No. 2011-048083 filed in Japan on Mar. 4, 2011, the entire contents of which are incorporated herein by this reference.
›BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a wiring board disposed between a component such as an image pickup device chip and a wiring cable, a manufacturing method for the wiring board, and an image pickup apparatus including the wiring board.
2. Description of the Related Art
An image pickup apparatus including an image pickup device chip of a wafer level chip size package (WL-CSP) type is used for an application in which a reduction in size (a reduction in diameter) of an endoscope or the like is required. For example, Japanese Patent Application Laid-Open Publication No. 2005-198964 discloses an image pickup apparatus for an endoscope in which the image pickup device chip of the WL-CSP type is mounted on a wiring board.
›SUMMARY OF THE INVENTION
A wiring board according to an embodiment of the present invention includes: a plurality of wiring layers; a plurality of insulating layers; and an electrode member made of a conductive material, the electrode member being incorporated in the wiring board in a state in which the electrode member includes an exposed section on a side surface that crosses the plurality of wiring layers and the plurality of insulating layers.
A manufacturing method for a wiring board according to another embodiment of the present invention includes: a substrate manufacturing step for manufacturing a wiring substrate including a plurality of wiring layers and a plurality of insulating layers and incorporating an electrode forming member made of a conductive material; and a cutting step for cutting the wiring substrate such that a part of the electrode forming member is exposed on a side surface.
An image pickup apparatus according to still another embodiment of the present invention includes: an image pickup device chip including an image pickup device on a first principal plane and including an electrode for external connection on a second principal plane; a wiring cable; and a wiring board including a plurality of wiring layers, a plurality of insulating layers, and a plurality of electrode members made of a conductive material, the plurality of electrode members being incorporated in the image pickup apparatus in a state in which the plurality of electrode members include exposed sections on side surfaces that cross the plurality of wiring layers and the plurality of insulating layers, the exposed section of one of the electrode members being joined to the electrode for external connection of the image pickup device chip, and the exposed section of another one of the electrode members being connected to the wiring cable.
›BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a perspective view of an image pickup apparatus in a first embodiment;
FIG. 2 is a sectional view of the image pickup apparatus in the first embodiment taken along line II-II in FIG. 1 ;
FIG. 3 is a perspective view of a wiring board in the first embodiment;
FIG. 4 is a perspective transparent view of the wiring board in the first embodiment;
FIG. 5A is a sectional view for explaining a manufacturing method for the wiring board in the first embodiment;
FIG. 5B is a sectional view for explaining the manufacturing method for the wiring board in the first embodiment;
FIG. 5C is a sectional view for explaining the manufacturing method for the wiring board in the first embodiment;
FIG. 5D is a sectional view for explaining the manufacturing method for the wiring board in the first embodiment;
FIG. 5E is a sectional view for explaining the manufacturing method for the wiring board in the first embodiment;
FIG. 5F is a sectional view for explaining the manufacturing method for the wiring board in the first embodiment;
FIG. 6 is a sectional view of an image pickup apparatus according to a second embodiment;
FIG. 7 is a perspective transparent view of a wiring board in a third embodiment;
FIG. 8 is a perspective transparent view of a wiring board in a fourth embodiment;
FIG. 9A is a sectional view for explaining an exposed section of a wiring board in a fifth embodiment;
FIG. 9B is a sectional view for explaining the exposed section of the wiring board in the fifth embodiment;
FIG. 10 is a sectional view for explaining an exposed section of a wiring board in a sixth embodiment; and
FIG. 11 is a sectional view of a sensor device including a wiring board in a seventh embodiment.
›DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT · 1 of 4
<First Embodiment>
As shown in FIG. 1 , an image pickup apparatus 1 in a first embodiment includes a wiring board 10 , an image pickup section 30 , and a wiring cable 40 . The image pickup section 30 includes an image pickup device chip 31 and a transparent cover section 37 . The wiring board 10 in the first embodiment is a substantially rectangular parallelepiped including a first principal plane 11 , a second principal plane 12 , and four side surfaces 13 , 14 , 15 , and 16 . Note that the first principal plane 11 and the second principal plane 12 are surfaces parallel to a core substrate 24 A of the wiring board 10 , which is a multilayer wiring board, and the side surfaces 13 , 14 , 15 , and 16 are surfaces orthogonal to the core substrate 24 A.
Maximum dimensions in XY directions of the image pickup apparatus 1 are dimensions x 30 ×y 30 of the image pickup section 30 . Therefore, a reduction in size and, in particular, a reduction in diameter with small dimensions in the XY directions is realized.
FIG. 2 is a cross section taken along line II-II in FIG. 1 . As shown in FIG. 2 , the image pickup device chip 31 is configured by a semiconductor in which an image pickup device 34 such as a CMOS image pickup device is formed on a first principal plane 32 . The image pickup device 34 is connected to electrodes for external connection 39 of a second principal plane 33 via through-wires 35 and wires 36 of the second principal plane 33 . That is, the image pickup device chip 31 is a chip for a so-called wafer level chip size package.
The wiring board 10 is a multilayer wiring board in which a plurality of wiring layers 22 and a plurality of insulating layers 23 are laminated on and under the core substrate 24 A. As explained above, the first principal plane 11 and the second principal plane 12 are outer surfaces parallel to the wiring layers 22 and the insulating layers 23 and the side surfaces 13 to 16 are outer surfaces that cross the wiring layers 22 and the insulating layers 23 at a right angle. The wiring board 10 includes, on each of the side surfaces 13 and 14 , four pattern sections (lands) made of a conductive material, i.e., exposed sections 20 S, which are electrodes for external connection.
As shown in FIGS. 3 and 4 , the wiring board 10 incorporates eight electrode members 20 and includes, on each of the side surfaces 13 and 14 , four exposed sections 20 S. That is, the exposed sections 20 S are not conductor patterns or the like formed on surfaces of the side surfaces 13 and 14 but are one surface of the bulk electrode member 20 , which is a metallic ingot, incorporated in the wiring board 10 . Note that, in the present embodiment, a shape of the exposed sections 20 S is a substantially square shape. However, the shape of the exposed sections 20 S may be a circular shape, a rectangular shape, or other shapes suitable for connection according to the sectional shape of the electrode members 20 .
As shown in FIG. 1 , the exposed sections 20 S are electrodes not exposed on the first principal plane 11 and the second principal plane 12 and independent from electrodes formed on the first principal plane 11 and the second principal plane 12 . The exposed sections 20 S exposed only on the side surfaces are one surface of the electrode member 20 incorporated in the wiring board 10 . Therefore, the exposed sections 20 S do not peel off the side surfaces unlike electrode films formed on the side surfaces and reliability of joining is high. The electrode members 20 are manufactured from an electrode forming member 20 A, which is a chip-shape metal, as explained below rather than forming a thick metal film. Therefore, the electrode members 20 are easily manufactured. A deficiency due to internal stress or the like does not occur.
It is preferable from the viewpoint of workability that the electrode members 20 are conductive material chip members and, in particular, made of a metal material such as copper or gold.
Note that dimensions x 20 ×y 20 (see FIG. 3 ) of the side surfaces 13 and 14 of the wiring board 10 are smaller than dimensions x 30 ×y 30 (see FIG. 1 ) of a principal plane of the image pickup section 30 . That is, x 20 <x 30 and y 20 <y 30 .
The wiring board 10 is a so-called component incorporating substrate in which not only the electrode member 20 but also an electronic component (a chip component) 21 such as a chip resistor or a chip capacitor is incorporated. In the wiring board 10 , the electronic component 21 and the wiring layers 22 form a circuit configured to process input and output signals to and from the image pickup device chip 31 .
A wiring board in which the electronic component 21 such as a passive component or an active component is incorporated has high functionality but is small in size.
Note that, as explained below, electronic components may be surface-mounted on the first principal plane 11 and the second principal plane 12 of the wiring board 10 .
Next, a manufacturing method for the image pickup apparatus 1 and the wiring board 10 is explained. The wiring board 10 is manufactured by cutting a wiring substrate 10 A. An electrode forming member 20 A incorporated in the wiring substrate 10 A is cut, whereby the electrode members 20 including the exposed sections 20 S on the side surfaces are manufactured.
<Wiring Board Manufacturing Step>
FIGS. 5A to 5F are sectional views on a YZ plane for explaining the manufacturing method for the wiring board 10 . A region including three wiring boards 10 is shown. First, the wiring substrate 10 A in which the electrode forming member 20 A made of a conductive material is incorporated is manufactured. Note that, in the following explanation, each of a plurality of wiring layers 22 A to 22 C of the wiring board 10 is referred to as wiring layers 22 and each of a plurality of insulating layers 23 A to 23 C is referred to as insulating layers 23 .
The wiring substrate 10 A is a substrate including components of a plurality of the wiring boards 10 . The wiring substrate 10 A includes the components of the plurality of wiring boards 10 not only in a Z direction but also in an X direction. The wiring substrate 10 A includes, for example, components of four hundred wiring boards 10 in a matrix shape of 20×20. The four hundred wiring boards 10 are manufactured by cutting the wiring substrate 10 A along the X direction and the Z direction.
›DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT · 2 of 4
As shown in FIG. 5A , in the manufacturing of the wiring substrate 10 A, 20 μm-thick conductor films on both surfaces of a 150 μm-thick core (insulating layer) 23 A of the core substrate 24 A are patterned by etching, whereby the core substrate 24 A including wiring layers 22 A on both surfaces is manufactured.
Note that thickness of the core substrate 24 A is set taking into account mounting height of incorporated components, thickness variation of the core substrate 24 A, and the like.
Subsequently, as shown in FIG. 5B , the incorporated components, i.e., the electrode forming member 20 A and the electronic component 21 are mounted on both side surfaces of the core substrate 24 A.
A principal plane size (a mounting area) of the electrode forming member 20 A is preferably a size same as or a size similar to a size of a general-purpose chip component such as a 0603 (6 mm×3 mm) size or a 0402 (4 mm×2 mm) size. This is because the electrode forming member 20 A can be disposed in a predetermined position of a wiring board using a surface mount technology (SMT) same as a surface mount technology for the general-purpose chip component, for example, a component automatic insertion device.
Height of the electrode forming member 20 A is determined according to specifications of the exposed sections 20 S to be formed. Note that, when a plurality of the electrode forming members 20 A are incorporated, the sizes of the electrode forming members 20 A may be different.
For example, if the electrode forming members 20 A having 0402 size height of 200 μm is mounted at an interval of 200 μm in the X direction, 200 μm-square electrodes (lands) are formed on a cut surface at a pitch of 400 μm. This is suitable for solder ball joining of a BGA (ball grid array).
The number of the electrode forming members 20 A to be incorporated depends on the number of connection electrodes (the exposed sections 20 S) formed on the side surface. For example, the number of the electrode forming members 20 A is four to twelve.
In the mounting of the electrode forming members 20 A, solder is printed on a connecting section of the wiring layers 22 A and, after the electrode forming members 20 A is provisionally joined on the solder, reflow treatment for the solder is performed. When the image pickup section 30 and the wiring cable 40 are joined to the manufactured wiring board 10 by solder, it is preferable to use high-melting point solder for the mounting of the electrode forming member 20 A and the electronic component 21 incorporated in the wiring board 10 .
Further, as shown in FIGS. 5C and 5D , a second laminated layer 24 B including an insulating layer 23 B and a wiring layer 22 B is laminated using an adhesive for lamination. Regions of the second laminated layer 24 B corresponding to already-mounted components are hollowed out. Therefore, the second laminated layer 24 B does not interfere with the components during the lamination. Like the wiring layer 22 A of the core substrate 24 A, a desired circuit pattern is formed on the wiring layer 22 B.
Note that electrical joining of the wiring layer 22 B and the wiring layer 22 A of the core substrate 24 A may be performed by forming a micro-via or the like. Alternatively, electrical joining of three or more wiring layers may be collectively performed by forming a through-hole in a later process.
Further, a second laminated layer 24 C including an insulating layer 23 C and a wiring layer 22 C is laminated using the adhesive for lamination. Unlike the first laminated layer 24 B, the second laminated layer 24 C is a planar plate without a hollow-out like a laminated layer of a normal build-up substrate. Like the wiring layer 22 B, the wiring layer 22 C may be electrically joined to other wiring layers via a micro-via or the like. Alternatively, the wiring layer 22 C and the other wiring layers may be collectively electrically joined via a through-hole in a later process. At this point, the adhesive for lamination is applied sufficiently thick to, in particular, peripheral sections of the incorporated components to prevent gaps from being formed around the incorporated components. Further, a through-hole is formed to collectively electrically join the respective layers. That is, publicly-known multilayer wiring board manufacturing methods are used in combination in the manufacturing of the wiring substrate 10 A. For example, the number of laminations of the wiring layers 22 and the insulating layers 23 of the wiring substrate 10 A, i.e., the wiring board 10 is determined according to specifications.
The wiring layer 22 C of the second laminated layer 24 C is etched to form a wiring pattern, whereby the wiring substrate 10 A is manufactured.
<Cutting Step>
As shown in FIG. 5E , the wiring substrate 10 A is singulated into a plurality of the wiring boards 10 by cutting. At this point, the wiring substrate 10 A is cut along a cutting line C such that a part of the electrode forming member 20 A is exposed on a cut surface (a side surface). When the wiring substrate 10 A is cut along the cutting line C, which is an incorporating position of the electrode forming member 20 A, the electrode forming member 20 A is changed to the electrode members 20 of respective two wiring boards 10 . In other words, one electrode forming member 20 A is changed to two electrode members 20 by the cutting.
That is, as shown in FIG. 5F , the electrode forming member 20 A is changed to the electrode members 20 including the exposed sections 20 S on the side surfaces by the cutting. In other words, the electrode members 20 are exposed on the side surfaces formed by the cutting.
In order to accurately specify a position of the electrode forming member 20 A incorporated in the wiring substrate 10 A, an internal structure detecting device or the like by an infrared ray or ultrasound may be used or a position specifying pattern may be formed on the outer surface (the first principal plane) when the wiring substrate 10 A is manufactured. A dicing device used for cutting of a semiconductor wafer, a high-power laser beam machine, or the like is used for the cutting.
›DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT · 3 of 4
<Joining Step>
The wires 36 of the image pickup section 30 are connected to the electrode members 20 , which are exposed on the side surface 13 of the wiring board 10 , via the electrodes for external connection 39 . Lead wires 41 of the wiring cable 40 are connected to the electrode members 20 , which are exposed on the side surface 14 of the wiring board 10 , via connecting sections 42 .
The lead wires 41 of the wiring cable 40 are electric wires for transmitting input and output signals to and from the image pickup device 34 and are flexible cables for connecting the image pickup apparatus 1 and an image pickup device control section (not shown in the figure).
When the connection of the image pickup section 30 and the wiring cable 40 is performed by solder joining, internal connection solder of the wiring board 10 is sometimes melted again. However, since resin is filled around the wiring board 10 , a position of the wiring board 10 does not move and a connection state is maintained. By using the high-melting point solder for the internal connection of the wiring board 10 as explained above, the internal connection state of the wiring board 10 is more stably maintained even during the connection of the image pickup section 30 and the wiring cable 40 .
As explained above, the wiring board 10 is small in size because the wiring board 10 includes the plurality of wiring layers, the plurality of insulating layers, and the electrode member made of the conductive material, the electrode member being incorporated in the wiring board 10 in a state in which the electrode member includes the exposed section on the side surface that crosses the wiring layers and the insulating layers. The image pickup apparatus 1 including the wiring board 10 is small in size.
<Second Embodiment>
Next, an image pickup apparatus 1 A in a second embodiment is explained. Since the image pickup apparatus 1 A is similar to the image pickup apparatus 1 , the same components are denoted by the same reference numerals and signs and explanation of the components is omitted.
As shown in FIG. 6 , the image pickup apparatus 1 A includes an optical system member 50 and a joining protection member 51 in addition to the components of the image pickup apparatus 1 . The optical system member 50 disposed over the entire surface of the cover section 37 of the image pickup section 30 includes a plurality of lenses.
In the image pickup apparatus 1 , the image pickup device chip 31 and the wiring board 10 are solder-joined by the electrodes for external connection 39 and further reinforced by a not-shown optical adhesive, semiconductor sealing agent, or the like. However, in some case, a joining area is small in size and bending strength is insufficient. In the image pickup apparatus 1 A, joining strength of the image pickup device chip 31 and the wiring board 10 is reinforced by the joining protection member 51 .
Therefore, the image pickup apparatus 1 A has the effects of the image pickup apparatus 1 and further improves the bending strength.
Note that, in the image pickup apparatus 1 A shown in FIG. 6 , an example is shown in which a joining section of the wiring board 10 and the wiring cable 40 is also reinforced by the joining protection member 51 .
Since the image pickup apparatus 1 A is small in size and, in particular, small in diameter, the image pickup apparatus 1 A can be preferably used as an image pickup apparatus of an endoscope.
<Third to Sixth Embodiments>
Next, wiring boards 10 B to 10 E in third to sixth embodiments are explained. Since the wiring boards 10 B to 10 E are similar to the wiring board 10 , the same components are denoted by the same reference numerals and signs and explanation of the components is omitted.
As shown in FIG. 7 , the wiring board 10 B in the third embodiment incorporates the electrode members 20 including the exposed sections 20 S on the side surface 13 and the side surface 15 orthogonal to the side surface 13 . The wiring board 10 B has the effects of the wiring board 10 .
That is, the side surfaces on which the exposed sections 20 S of the electrode members 20 of the wiring board are exposed are not limited to the opposed two side surfaces. Further, the exposed sections 20 S may be exposed on three or more side surfaces. The exposed sections 20 S functioning as electrodes (lands) for electrical connection to the outside may be present on all the side surfaces 13 , 14 , 15 , and 16 . Further, an electrode (a land) made of a conductor film for electrical connection to the outside may be formed on at least one of the first principal plane 11 and the second principal plane. Note that electric components such as chip components for forming an internal circuit may be mounted on the exposed sections 20 S.
On the other hand, in a wiring board 10 C in the fourth embodiment shown in FIG. 8 , the side surface 13 inclines without crossing the first principal plane 11 and the second principal plane 12 at a right angle. That is, cut surfaces (XY planes), which are exposed sections, of the electrode members 20 may incline and cross the core substrate 24 A, i.e., the wiring layers 22 and the insulating layers 23 or may be curved surfaces rather than planes.
Further, an upper surface of the wiring board 10 C, i.e., a side surface of the wiring board 10 C when observed from a Y-axis direction may be a curve by milling or the like rather than a straight line by the dicing or the like.
In the wiring board 10 D in a fifth embodiment shown in FIG. 9B , the exposed section 20 S of the cut electrode member 20 is further polished. In the wiring board 10 E in a sixth embodiment shown in FIG. 10 , a conductive plating film 25 is further formed on the exposed section 20 S of the polished electrode member 20 .
As shown in FIG. 9A , depending on a machining method, surface roughness of a cut surface is sometimes large or the exposed section 20 S is small or deformed because of deformation of the insulating layers 23 and the wiring layers 22 . On the other hand, as shown in FIG. 9B , in the wiring board 10 D, since the exposed section 20 S is polished, reliability of joining is high.
›DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT · 4 of 4
In the wiring board 10 E, on a surface of which the conductive plating film 25 of, for example, copper, nickel, tin, solder, or gold is formed, reliability of joining is higher.
<Seventh Embodiment>
A wiring board 10 F in a seventh embodiment shown in FIG. 11 configures a pressure sensor device 1 F, which is a semiconductor device, in conjunction with a pressure sensor 30 F and a socket 44 for wiring connection. That is, the pressure sensor 30 F is mounted on the side surface 13 of the wiring board 10 F and the socket 44 is inserted into the side surface 14 .
A pressure sensor chip 31 F configures the pressure sensor 30 F in conjunction with a cover section 37 F configured to protect an element section 34 F. Although not shown in the figure, for example, the element section 34 F is configured by a membrane, a piezoelectric film configured to detect deformation of the membrane, and the like.
A plurality of electrode sections 45 of the socket 44 are electrically connected to the respective wiring layers 22 of the first principal plane 11 and the second principal plane 12 of the wiring board 10 F by being detachably fit with the wiring layers 22 . The electrode sections 45 are connected to the lead wires 41 of the wiring cable 40 .
That is, the wiring board 10 F includes the exposed sections 20 S of the electrode members 20 only on one side surface 13 .
Note that electronic components 21 F are surface-mounted on the wiring layers 22 of the first principal plane 11 and the second principal plane 12 of the wiring board 10 F.
The wiring board 10 F has the effects of the wiring board 10 and the like. Further, since the pressure sensor 30 F is disposed at an end of the wiring board 10 F, the pressure sensor 30 F is less easily affected by other electronic components mounted on the wiring board 10 F. Therefore, measurement accuracy of the sensor is high. A larger number of components can be mounted on the wiring board 10 F without increasing the wiring board 10 F in size.
The present invention is not limited to the embodiments explained above and various alterations, modifications, and the like of the embodiments can be made without departing from the spirit of the invention.
Claims as granted
2 claimsLog in to read the claims of this application.
Log in to unlockClassifications
9 codes- A61B1/00
- A61B1/05
- H05K3/46
- H05K1/00
- H05K3/00
- H05K3/10
- H05K1/18
- H04N5/225
- H05K3/40
Claim changes
SoonSee which claims were amended, added or cancelled during examination, with every added and removed word marked.
The published claims of this application are not paired with the granted ones in what we hold.
File wrapper
See the full prosecution history — every USPTO and applicant action on this file, in order.
Log in to unlockDocuments
Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.
Log in to unlockChain of title
See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.
Log in to unlock