Electrode structure for an LED
Granted 6 May 2014 · no office action yet
Assignee: HIGH POWER OPTO. INC.
Law firm: Law firm · Log in to unlock
Attorney: Attorney · Log in to unlock
Inventors: Chih-Sung Chang, Wei-Yu Yen, Fu-Bang Chen · Examiner: Tu-Tu Ho · AU 2818 · TC 2800
Life of the application
5 dated eventsAbstract
An electrode structure for an LED includes a plurality of blind holes and a plurality of N-type metal electrodes. The LED comprises, in this order by stacking, an intrinsic semiconductor layer, an N-type semiconductor layer, a light emitting layer, a P-type semiconductor layer, a mirror layer, a buffer layer, a bonding layer, a permanent substrate and a P-type electrode. The blind holes are distributed in a pattern and run through the intrinsic semiconductor layer to reach the N-type semiconductor layer. The N-type metal electrodes respectively run through the blind holes to connect the N-type semiconductor layer. Through a 3D contact interface formed by the blind hole, not only contact impedance between the N-type metal electrode and the N-type semiconductor layer can be reduced, the N-type metal electrode also can be firmly held in the blind hole without peeling off.
Description
5 parts›FIELD OF THE INVENTION
The present invention relates to a light emitting diode (LED) and particularly to an electrode structure for an LED.
›BACKGROUND OF THE INVENTION
LED has many characteristics, such as slim, lightweight, power-saving and the like, hence is widely used nowadays. It mainly includes multiple layers made of semiconductor materials and stacked by epitaxy. Take a blue light LED as an example, it mainly consists of GaN-based epitaxy films.
Please refer to FIG. 1 for a conventional vertical LED. It is a sandwich structure including an N-type semiconductor layer 1 , a light emitting layer 2 , and a P-type semiconductor layer 3 . Beneath the P-type semiconductor layer 3 , there are in this order by stacking, a mirror layer 4 , a buffer layer 5 , a bonding layer 6 , a silicon substrate 7 and a P-type electrode 8 . The surface of the N-type semiconductor layer 1 can be treated in a roughening process to increase light extraction efficiency. An N-type electrode 9 also is disposed thereon. When a voltage is applied to the N-type electrode 9 and P-type electrode 8 , the N-type semiconductor layer 1 provides electrons while the P-type semiconductor layer 3 provides electron holes. The electrons and the electron holes are recombined to generate light.
The N-type electrode 9 usually is formed on the N-type semiconductor layer 1 through a thin film manufacturing process. Because the contact area is in inverse proportion to the contact impedance, thus a smaller contact area produces greater impedance. Moreover, because materials generally selected for the N-type electrode 9 and the N-type semiconductor layer 1 cannot provide preferable adhesion between them to result in insufficient bonding strength, the N-type electrode 9 is easily to be peeled off from the N-type semiconductor layer 1 to cause damage of the LED.
›SUMMARY OF THE INVENTION
The primary object of the present invention is to provide an electrode structure for an LED to enhance bonding strength of fixed electrodes.
The secondary object of the invention is to provide an electrode structure for an LED to reduce contact impedance.
To achieve the foregoing objects, the electrode structure according to the invention is applied for an LED. The LED includes, in this order by stacking, an intrinsic semiconductor layer, an N-type semiconductor layer, a light emitting layer, a P-type semiconductor layer, a mirror layer, a buffer layer, a bonding layer, a permanent substrate and a P-type electrode. The electrode structure includes a plurality of blind holes and a plurality of N-type metal electrodes.
The blind holes are distributed in a pattern and run through the intrinsic semiconductor layer to reach the N-type semiconductor layer. The N-type metal electrodes respectively run through the blind holes to connect the N-type semiconductor layer.
By means of the structure set forth above, the invention maintains the intrinsic semiconductor layer to provide more buffer space for a surface roughening process, which can avoid damage of the LED. Moreover, through a three-dimensional (3D) contact interface formed by the blind hole, not only the contact area between the N-type metal electrode and the N-type semiconductor layer are increased to reduce contact impedance, but also the N-type metal electrode can be firmly held in the blind hole without peeling off.
The foregoing, as well as additional objects, features and advantages of the invention will be more readily apparent from the following detailed description, which proceeds with reference to the accompanying embodiments and drawings. The embodiments merely serve for illustrative purpose and are not the limitation of the invention.
›BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic view of a conventional LED structure.
FIG. 2 is a schematic view of a first embodiment of the invention.
FIG. 3 is a schematic view of a second embodiment of the invention.
FIG. 4 is a schematic view of a third embodiment of the invention.
FIG. 5 is a schematic view of a fourth embodiment of the invention.
›DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Please refer to FIG. 2 for a first embodiment of the invention. It includes a plurality of blind holes 200 A and a plurality of N-type metal electrodes 300 A on an LED 100 . The LED 100 comprises, in this order by stacking, an intrinsic semiconductor layer 10 , an N-type semiconductor layer 20 , a light emitting layer 30 , a P-type semiconductor layer 40 , a mirror layer 50 , a buffer layer 60 , a bonding layer 70 , a permanent substrate 80 and a P-type electrode 90 . The intrinsic semiconductor layer 10 has an irregular surface 11 . The N-type semiconductor layer 20 includes a first N-type semiconductor layer 21 and a second N-type semiconductor layer 22 .
The intrinsic semiconductor layer 10 is preferably formed at a thickness between 2 μm and 4 μm. The blind holes 200 A are distributed in a pattern and run through the intrinsic semiconductor layer 10 to reach the N-type semiconductor layer 20 (i.e. the first N-type semiconductor layer 21 ). Moreover, each blind hole 200 A runs into the N-type semiconductor layer 20 to form an irregular contact surface 201 . The N-type metal electrodes 300 A respectively run through the blind holes 200 A to connect the N-type semiconductor layer 20 . The N-type metal electrodes 300 A are formed at a thickness between 5 μm and 6 μm.
Thus, through a 3D contact interface (with a lower side connecting to lateral sides) formed between the N-type metal electrode 300 A and the N-type semiconductor layer 20 (i.e. the first N-type semiconductor layer 21 ), a greater contact area is formed to effectively reduce contact impedance. Moreover, the N-type metal electrode 300 A is inserted into the blind hole 200 A, a greater bonding force is formed without peeling off, therefore can meet use requirements.
Please refer to FIG. 3 for a second embodiment of the invention. In this embodiment, each blind hole 200 B runs into the N-type semiconductor layer 20 to form a flat contact surface 202 , hence can avoid insufficient buffer space for the roughening process. It differs from the first embodiment by sacrificing some contact area, but still can allow the N-type metal electrodes 300 B to be inserted into the blind holes 200 B to prevent peeling-off problem.
Please refer to FIG. 4 for a third embodiment of the invention. In this embodiment, the N-type metal electrodes 300 C are formed at an area greater than that of the blind holes 200 C to surround the circumference of the blind holes 200 C and form on the intrinsic semiconductor layer 10 , thus firmness of the N-type metal electrodes 300 C can be enhanced. Moreover, each blind hole 200 C runs into the N-type semiconductor layer 20 to form an irregular contact surface 201 , hence the contact area also can be increased to reduce the contact impedance. The irregular contact surface 201 can be formed through physical methods or chemical etching methods, such as plasma bombardment or the like.
Please refer to FIG. 5 for a fourth embodiment of the invention. In this embodiment, the N-type metal electrodes 300 D are also formed at an area greater than that of the blind holes 200 D to surround the circumference of the blind holes 200 D and form on the intrinsic semiconductor layer 10 , thus firmness of the N-type metal electrodes 300 D can be enhanced. Moreover, each blind hole 200 D runs into the N-type semiconductor layer 20 to form a flat contact surface 202 , hence can avoid the problem of insufficient buffer space for the roughening process.
As mentioned above, the invention retains the intrinsic semiconductor layer to provide more buffer space for the roughening process, hence can avoid damage of the LED. Moreover, through a 3D contact interface (with the lower side connecting to lateral sides) formed by the blind hole to hold the N-type metal electrode, not only contact area is increased to reduce contact impedance between the N-type metal electrode and N-type semiconductor layer, but also the N-type metal electrode can be firmly held in the blind hole without peeling off.
Claims as granted
10 claimsLog in to read the claims of this application.
Log in to unlockClassifications
5 codes- H01L33/22
- H01L33/00
- H01L33/38
Claim changes
SoonSee which claims were amended, added or cancelled during examination, with every added and removed word marked.
The published claims of this application are not paired with the granted ones in what we hold.
File wrapper
See the full prosecution history — every USPTO and applicant action on this file, in order.
Log in to unlockDocuments
Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.
Log in to unlockChain of title
See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.
Log in to unlock