USPatent applicationPatented

Method of manufacturing a semiconductor device

Granted 8 Oct 2013 · 1 office action

Current assignee: Ablic Inc. · originally Seiko Group Corporation

Law firm: Law firm · Log in to unlock

Attorney: Attorney · Log in to unlock

Inventors: Hirofumi Harada, Shinjiro Kato · Examiner: Zandra Smith · AU 2822 · TC 2800

Life of the application

11 dated events
⤢ drag to zoom20122014201620182020202220242026202820302032ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

In a method of manufacturing a semiconductor device, a barrier metal film and an aluminum metal film are formed on an insulating film on a semiconductor substrate. Two aluminum electrodes are formed in parallel with each other by patterning the barrier metal film and the aluminum metal film. The aluminum metal film in a region of part of each of the two aluminum electrodes are selectively removed to form two single-layer barrier metal electrodes separated from each other. A resistor is formed between the two single-layer barrier metal electrodes so as to electrically connect the two single-layer barrier metal electrodes to each other.

Description

4 parts
›BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a method of manufacturing a semiconductor device, in particular, to a method of manufacturing a resistance element including a resistor having a thin film thickness.

2. Description of the Related Art

A manufacturing method exemplified in FIGS. 4A to 4E has conventionally been adopted for manufacturing of a resistance element used in a semiconductor integrated circuit, when a resistor has a large thickness. More specifically, first, as illustrated in FIG. 4A , a resistor 2 is processed into a desired shape on an insulating film 1 . Then, as illustrated in FIG. 4B , an interlayer insulating film 3 is deposited, and contact holes are formed on the interlayer insulating film 3 by etching. Then, as illustrated in FIG. 4C , a barrier metal film 4 is formed by sputtering. Then, as illustrated in FIG. 4D , an aluminum metal film 5 is formed on the barrier metal film 4 by sputtering. Next, as illustrated in FIG. 4E , a resist pattern is formed on the aluminum metal film 5 , and then the barrier metal film 4 and the metal film 5 are simultaneously etched and, after that, the resist is removed, thereby forming aluminum electrodes 10 . In this way, a resistance element having electrodes provided at both ends of the resistor 2 can be formed. In a case where the resistor 2 has a small thickness a problem emerging from this method is that the contact holes may pass through the resistor 2 to thereby reduce the contact areas between the aluminum electrodes 10 and the resistor 2 when the contact holes are formed by etching in the step illustrated in FIG. 4B .

Accordingly, in the case where the resistor has a small thickness, a manufacturing method as illustrated in FIGS. 5A to 5F has been conceived. First, as illustrated in FIG. 5A , the barrier metal film 4 is formed on the insulating film 1 by sputtering. Then, as illustrated in FIG. 5B , the aluminum metal film 5 is formed on the barrier metal film 4 by sputtering. Then, as illustrated in FIG. 5C , a resist pattern is formed on the aluminum metal film 5 . The barrier metal film 4 and the aluminum metal film 5 are left in a desired shape by etching and then the resist is removed, to thereby form the aluminum electrodes 10 . Then, as illustrated in FIG. 5D , a resist 7 is patterned. Then, as illustrated in FIG. 5E , the resistor 2 is formed by sputtering. Then, by removing the resist 7 , a resistance element in which the resistor 2 serves also as electrodes for connection can be obtained, as illustrated in FIG. 5F . In the method as illustrated in FIGS. 5A to 5F , a resistor which connects electrodes to each other may be obtained by etching without forming contact holes (see, for example, Published Japanese Patent Application No. H 06-21351).

However, in a semiconductor device described above with reference to FIGS. 5A to 5F , the metal for the interconnection has a large thickness, and thus, stress is applied to the resistor at a corner portion of the metal. As a result, disconnection may occur in a subsequent thermal process, high temperature bias test, or the like.

›SUMMARY OF THE INVENTION

In order to solve the problem described above, in a manufacturing method for a semiconductor device according to the present invention, an electrode for connection of a resistor is formed of a barrier metal having a small thickness.

Electrodes of the resistor are formed of the barrier metal having a small thickness, and hence stress applied to the resistor may be reduced, and thus, a resistance element which is less liable to cause disconnection and with high reliability may be manufactured. Further, by using the barrier metal which is necessary in the first place to bring a metal interconnection and a Si substrate into contact with each other, an intended resistance element may be manufactured at a reduced cost.

›BRIEF DESCRIPTION OF THE DRAWINGS

In the accompanying drawings:

FIGS. 1A to 1G are sectional views illustrating a sequence of steps of a method of manufacturing a semiconductor device according to an embodiment of the present invention;

FIGS. 2A to 2D are plan views illustrating the method of manufacturing a semiconductor device according to the embodiment of the present invention;

FIGS. 3A and 3B are plan views illustrating the method of manufacturing a semiconductor device according to the embodiment of the present invention;

FIGS. 4A to 4E are sectional views illustrating a sequence of steps of a conventional method of manufacturing a semiconductor device; and

FIGS. 5A to 5F are sectional views illustrating a sequence of steps of another conventional method of manufacturing a semiconductor device.

›DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

In the following description, the best mode for carrying out the present invention is described with reference to the attached drawings.

FIGS. 1A to 1G are sectional views illustrating a sequence of steps of a method of manufacturing a semiconductor device according to an embodiment of the present invention. FIGS. 2A to 2D and FIGS. 3A and 3B are plan views illustrating the method of manufacturing a semiconductor device according to the embodiment of the present invention.

First, as illustrated in FIG. 1A , an insulating film 1 such as a thermal oxidation film or TEOS is formed on a semiconductor substrate, and, as a barrier metal film (first film) 4 , for example, a stacked film of Ti and TiN is formed on the insulating film 1 by sputtering. For example, Ti is formed at a thickness of 300 Å and TiN is formed at a thickness of 600 Å. Note that, the barrier metal film may be formed of Ti or TiW.

Then, as illustrated in FIG. 1B , as an aluminum metal film (second film) 5 , for example, Al—Si—Cu is formed at a thickness of 5,000 Å on the barrier metal film 4 by, for example, sputtering. Next, as illustrated in FIG. 1C , a resist pattern is formed on the aluminum metal film 5 by photolithography, and the aluminum metal film 5 and the barrier metal film 4 are continuously etched by, for example, a plasma etching apparatus using a Cl-based gas. Then, the resist pattern is peeled off to form aluminum electrodes 10 , in which the barrier metal film and the aluminum metal film are stacked.

Then, as illustrated in FIG. 2A , a resist pattern 6 is formed so as to cover a region other than a region including tips of the two aluminum electrodes 10 . Here, a resist opening region 8 is provided in the region including the tips of the two aluminum electrodes 10 , and the tip regions of the aluminum electrodes 10 , which are formed by stacking the barrier metal film and the aluminum metal film, are exposed in the resist opening region 8 .

Next, the aluminum metal film corresponding to an upper layer of the aluminum electrodes 10 is selectively removed using the resist pattern 6 as a mask. As an example, by carrying out etching using a phosphoric acid-based etchant as an etchant, the aluminum metal film may be selectively removed without etching the barrier metal film. Here, when the aluminum metal film is Al—Si—Cu, carrying out only wet etching may result in silicon residues left on barrier metal electrodes 9 , but such silicon residues may be easily removed by dry etching. When the aluminum metal film is made of Al—Cu, carrying out of only wet etching easily exposes the barrier metal electrodes 9 ( FIG. 2B ).

After the resist pattern 6 is peeled off, as illustrated in FIG. 2C , electrodes in which the tip regions of the aluminum electrodes 10 serve as the barrier metal electrodes are formed. FIG. 1D is a sectional view corresponding to FIG. 2C , illustrating a cross section taken along a line which passes through the two barrier metal electrodes 9 . Then, as illustrated in FIG. 1E and FIG. 2D , after a resist is applied, a resist pattern 7 is formed so as to expose a region 11 in which a resistor is to be formed later. Here, the thickness of the resist pattern 7 is set sufficiently large, i.e., about five to 100 times as large as the thickness of a resistor 2 .

Then, as illustrated in FIG. 1F , after sputter etching to a thickness of about 50 Å to 200 Å is carried out in order to activate a surface of each of the barrier metal electrodes 9 , SiCr is formed as a thin film which is to be the resistor 2 at a thickness of about 50 to 100 Å by sputtering. SiCr formed in the region 11 in which the resistor is to be formed is deposited on the insulating film 1 and on the barrier metal electrodes 9 , while SiCr formed in other regions is deposited on the resist pattern 7 . Note that, SiCr is used as the resistor, but any one of Poly-Si, a-Si, SiCr, SiCrN, and a laminate thereof may also be used.

Then, the thin film on the resist pattern 7 , together with the resist pattern 7 , is immersed in an organic peeling liquid to be lifted-off and peeled from the semiconductor substrate, as illustrated in the sectional view of FIG. 1G . FIG. 3A is a corresponding plan view. The two electrodes are arranged on the insulating film 1 on the semiconductor substrate so as to be separated from each other and in parallel with each other. The tip regions of the electrodes are the single-layer barrier metal electrodes 9 , and regions of the electrodes other than the tip regions are the aluminum electrodes 10 in which the barrier metal film and the aluminum metal film are stacked. The resistor 2 is provided so as to connect the two barrier metal electrodes 9 to each other. Both ends of the resistor 2 are on the barrier metal electrodes 9 , respectively, to be electrically connected to the barrier metal electrodes 9 . With reference again to FIG. 1F , the step height at the junctions of the resistor 2 and the barrier metal electrodes 9 is smaller than 900 Å, which prevents disconnection at the step portions.

In the description above, the resistor is formed at the tip regions of the aluminum electrodes, but it should be understood that the resistor may also be similarly formed in a middle region of the aluminum electrodes. This case is illustrated in a plan view of FIG. 3B .

Claims as granted

20 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

7 codes
IPC · International Patent Classification
Section H — Electricity
  • H10D1/43
  • H10D30/67
  • H10D84/00
  • H10D84/03
USPC · US Patent Classification
438/384257/E21.004257/359

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomJan 2012Apr 2012Jul 2012Oct 2012Jan 2013Apr 2013Jul 2013Oct 2013USPTOApplicantNon-final rejectionResponse after non-finalNotice of allowance
USPTOApplicanthover for detail · click to open
Pendency
1.6 y
586 days filing → grant
Office actions
1
non-final + final
Responses
1
no RCE
Examiner
Zandra Smith
art unit 2822 · TC 2800
Citations: 4 back · 0 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

⤢ drag to zoom20122014201620182020202220242026202820302032Owner 1Owner 3Owner 4
Titlehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock