USPatent applicationPatented

Switch power converter control with spread spectrum based electromagnetic interference reduction

Granted 13 May 2014 · 1 office action

Life of the application

9 dated events
⤢ drag to zoom20102015202020252030ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

Power control systems generate electromagnetic interference (EMI). In at least one embodiment, a power control system includes a switching power converter and a controller that utilizes a spread spectrum strategy to reduce peak EMI values of the power control system. The controller generates a power regulation, switch control signal to control an input voltage to output voltage conversion by the switching power converter. The controller modulates the period of the control signal in accordance with the spread spectrum strategy. The spread spectrum strategy is an intentional plan to spread the spectrum of the control signal to reduce peak EMI values, and, thus, reduce the potential for degradation in performance, a malfunction, or failure of an electronic circuit caused by the EMI. The controller also modulates a pulse width of the switch control signal in response to modulation of the period of the control signal to provide power factor correction.

Description

10 parts
›CROSS-REFERENCE TO RELATED APPLICATION

This application is a continuation-in-part of application Ser. No. 11/967,269, entitled “Power Control System Using a Nonlinear Delta-Sigma Modulator with Nonlinear Power Conversion Process Modeling”; filed Dec. 31, 2007, now U.S. Pat. No. 7,719,246 inventor John L. Melanson, and (referred to herein as “Melanson I”), which claims the benefit under 35 U.S.C. §119(e) of U.S. Provisional Application No. 60/915,547, filed May 2, 2007. Melanson I and U.S. Provisional Application No. 60/915,547 describe exemplary embodiments and are hereby both incorporated by reference in their entireties.

This application is a continuation-in-part of application Ser. No. 11/967,271, entitled “Power Factor Correction Controller with Feedback Reduction”, filed Dec. 31, 2007, now U.S. Pat. No. 8,040,703 inventor John L. Melanson, and (referred to herein as “Melanson II”), which claims the benefit under 35 U.S.C. §119(e) of U.S. Provisional Application No. 60/915,547, filed May 2, 2007. Melanson II describes exemplary embodiments and is hereby incorporated by reference in its entirety.

This application is a continuation-in-part of application Ser. No. 11/967,273, entitled “System and Method with Inductor Flyback Detection Using Switch Date Charge Characteristic”, filed Dec. 31, 2007, now U.S. Pat. No. 7,746,043 inventor John L. Melanson, and (referred to herein as “Melanson III”), which claims the benefit under 35 U.S.C. §119(e) of U.S. Provisional Application No. 60/915,547, filed May 2, 2007. Melanson III describes exemplary embodiments and is hereby incorporated by reference in its entirety.

This application is a continuation-in-part of application Ser. No. 11/967,275, entitled “Programmable Power Control System”, filed Dec. 31, 2007, now U.S. Pat. No. 7,969,125 inventor John L. Melanson, and (referred to herein as “Melanson IV”), which claims the benefit under 35 U.S.C. §119(e) of U.S. Provisional Application No. 60/915,547, filed May 2, 2007. Melanson IV describes exemplary embodiments and is hereby incorporated by reference in its entirety.

This application is a continuation-in-part of application Ser. No. 12/047,262, entitled “Power Control System for Current Regulated Light Sources”, filed Mar. 12, 2008, now U.S. Pat. No. 7,804,256 inventor John L. Melanson, and (referred to herein as “Melanson V”), which claims the benefit under 35 U.S.C. §119(e) of U.S. Provisional Application No. 60/894,295, filed Mar. 12, 2007. Melanson V describes exemplary embodiments and is hereby incorporated by reference in its entirety.

›BACKGROUND OF THE INVENTION · 1 of 2

1. Field of the Invention

The present invention relates in general to the field of signal processing, and, more specifically, to a programmable power control system.

2. Description of the Related Art

Power control systems often utilize a switching power converter to convert alternating current (AC) voltages to direct current (DC) voltages or DC-to-DC. Switching power converters provide power factor corrected and regulated output voltages to many devices that utilize a regulated output voltage. Exemplary devices that utilize a regulated output voltage include lamps, such as light emitting diode and gas discharge type lamps, cellular telephones, computing devices, personal digital assistants, and power supplies.

FIG. 1 represents a power control system 100 , which includes a switching power converter 102 . Voltage source 101 supplies an alternating current (AC) input voltage V A to a full, diode bridge rectifier 103 . The voltage source 101 is, for example, a public utility, and the AC voltage V A is, for example, a 60 Hz/110 V line voltage in the United States of America or a 50 Hz/220 V line voltage in Europe. The rectifier 103 rectifies the input voltage V A and supplies a rectified, time-varying, line input voltage V IN to the switching power converter.

The power control system 100 includes a PFC and output voltage controller 114 to control power factor correction and regulate an output voltage V C of switching power converter 102 . The PFC and output voltage controller 114 controls an ON (i.e. conductive) and OFF (i.e. nonconductive) state of switch 108 by varying a state of pulse width modulated control signal CS 0 . Switching between states of switch 108 regulates the transfer of energy from the rectified line input voltage V IN through inductor 110 to capacitor 106 .

The inductor current i L is proportionate to the ‘on-time’ of switch 108 . The inductor current i L ramps ‘up’ when the switch 108 is ON. The inductor current i L ramps down when switch 108 is OFF and supplies current i L to recharge capacitor 106 . The time period during which inductor current i L ramps down is commonly referred to as the “inductor flyback time”. During the inductor flyback time, diode 111 is forward biased. Diode 111 prevents reverse current flow into inductor 110 when switch 108 is OFF. In at least one embodiment, the switching power converter 102 operates in discontinuous current mode, i.e. the inductor current i L ramp up time plus the inductor flyback time is less than the period of the control signal CS 0 . When operating in continuous conduction mode, the inductor current i L ramp-up time plus the inductor flyback time equals the period of control signal CS 0 .

The switch 108 is an n-channel field effect transistor that conducts when the pulse width of control signal CS 0 is high. Control signal CS 0 is the gate voltage of switch 108 . Thus, the ‘on-time’ of switch 108 is determined by the pulse width of control signal CS 0 . In at least one embodiment, the energy transferred to inductor 110 is proportionate to a square of the pulse width of control signal CS 0 .

Capacitor 106 supplies stored energy to load 112 . The capacitor 106 is sufficiently large so as to maintain a substantially constant output voltage V C , as established by PFC and output voltage controller 114 . The output voltage V C remains substantially constant during constant load conditions. However, as load conditions change, the output voltage V C changes. The PFC and output voltage controller 114 responds to the changes in output voltage V C and adjusts the control signal CS 0 to resume a substantially constant output voltage as quickly as possible. The output voltage controller 114 includes a small capacitor 115 to filter any high frequency signals from the line input voltage V IN .

In addition to regulating the output voltage V C , PFC and output voltage controller 114 controls switch 108 to provide power factor correction for switching power converter 102 . The goal of power factor correction technology is to make the switching power converter 102 appear resistive to the voltage source 101 . Thus, the PFC and output voltage controller 114 attempts to control the inductor current i L so that the average inductor current i L is linearly and directly related to the line input voltage V IN . Prodić, Compensator Design and Stability Assessment for Fast Voltage Loops of Power Factor Correction Rectifiers , IEEE Transactions on Power Electronics, Vol. 22, No. 5, September 2007, pp. 1719-1729 (referred to herein as “Prodić”), describes an example of PFC and output voltage controller 114 .

The values of the pulse width and duty cycle of control signal CS 0 depend on two feedback signals, namely, the line input voltage V IN and the capacitor voltage/output voltage V C . PFC and output controller 114 receives two feedback signals, the line input voltage V IN and the output voltage V C , via a wide bandwidth current loop 116 and a slower voltage loop 118 . The line input voltage V IN is sensed from node 120 between the diode rectifier 103 and inductor 110 . The output voltage V C is sensed from node 122 between diode 111 and load 112 . The current loop 116 operates at a frequency f c that is sufficient to allow the PFC and output controller 114 to respond to changes in the line input voltage V IN and cause the inductor current i L to track the line input voltage to provide power factor correction. The current loop frequency is generally set to a value between 20 kHz and 100 kHz. The voltage loop 118 operates at a much slower frequency f v , typically 10-20 Hz. By operating at 10-20 Hz, the voltage loop 118 functions as a low pass filter to filter an alternating current (AC) ripple component of the output voltage V C .

The PFC and output voltage controller 114 controls the pulse width and period of control signal CS 0 . PFC and output voltage controller 114 controls switching power converter 102 so that a desired amount of energy is transferred to capacitor 106 . The desired amount of energy depends upon the voltage and current requirements of load 112 . To regulate the amount of energy transferred and maintain a power factor correction close to one, PFC and output voltage controller 114 varies the period of control signal CS 0 so that the input current i L tracks the changes in input voltage V IN and holds the output voltage V C constant. Thus, as the input voltage V IN increases, PFC and output voltage controller 114 increases the period of control signal CS 0 , and as the input voltage V IN decreases, PFC and output voltage controller 114 decreases the period of control signal CS 0 . At the same time, the pulse width of control signal CS 0 is adjusted to maintain a constant duty cycle (D) of control signal CS 0 , and, thus, hold the output voltage V C constant. In at least one embodiment, the PFC and output voltage controller 114 updates the control signal CS 0 at a frequency much greater than the frequency of input voltage V IN . The frequency of input voltage V IN is generally 50-60 Hz. The frequency f SC0 of control signal CS 0 is, for example, between 25 kHz and 100 kHz. Frequencies at or above 25 kHz avoid audio frequencies, and frequencies at or below 100 kHz avoid significant switching inefficiencies while still maintaining good power factor correction, e.g. between 0.9 and 1, and an approximately constant output voltage V C .

›BACKGROUND OF THE INVENTION · 2 of 2

FIG. 2 depicts a frequency spectrum graph 200 of electromagnetic interference (EMI) corresponding to switch control signal CS 0 . Electromagnetic interference is an electromagnetic disturbance, which can bring about a degradation in performance, a malfunction, or failure of an electronic circuit. The fundamental frequency f SC0 is the frequency at which control signal CS 0 causes switch 108 to turn ON. For a particular input voltage V IN , a constant output voltage V C , and a fundamental frequency f SC0 of the control signal CS 0 , the EMI has a peak 202 at the fundamental frequency f CS0 , a peak 204 at the second harmonic frequency 2f CS0 , a peak 206 at the third harmonic frequency 3f CS0 , and so on. The control signal CS 0 is essentially tonal, i.e. the frequency of the control signal CS 0 corresponding to the EMI of FIG. 2 is essentially constant. Any variation in the fundamental frequency f SC0 of the control signal CS 0 for a particular input voltage V IN is generally relatively small, such as less than 0.5% of the fundamental frequency f SC0 . Although the EMI is responsive to a tonal control signal CS 0 , the EMI varies between f SC0+ and f SC0 . The EMI peak values at the second order and higher order harmonic frequencies decrease as the order of the harmonic frequency increases.

Because of the potential of EMI to interfere with electronic circuits, many governmental entities, such as the United States' Federal Communications Commission (FCC), regulate the amount of EMI that a circuit is allowed to generate. Thus, not only can EMI interfere with electronic circuits, EMI that exceeds regulatory standards can prevent an electronic device, such as PFC and output voltage controller 114 and switching power converter 102 , from being legally manufactured and/or operated.

›SUMMARY OF THE INVENTION

In one embodiment of the present invention, an apparatus includes a controller to control a switching power converter. The controller is configured to modulate a period of a power regulation, switch control signal for the switching power converter in accordance with a spread spectrum strategy to reduce electromagnetic interference. At least 10% of the electromagnetic interference is above 5 kHz. The controller is further configured to modulate a pulse width of the power regulation, switch control signal in response to modulation of the period to provide power factor correction for the switching power converter.

In another embodiment of the present invention, an apparatus includes a controller to control a switching power converter. The controller includes a period generator to generate a precursor period value of a period of a duty cycle modulated, power regulation, switch control signal. The power regulation, switch control signal is generated to control a switching power converter. The controller further includes a spread spectrum module, coupled to the period generator, to receive the precursor period value, select a step-size value to modify the precursor period value, and modulate the precursor period value with the selected step-size value to generate a varying period of the power regulation, switch control signal and thereby spread a spectrum of the power regulation, switch control signal. The controller further includes a pulse width generator to modulate a pulse width of the power regulation, switch control signal in response to modulation of the period to provide power factor correction for the switching power converter.

In a further embodiment of the invention, a method includes modulating a period of a power regulation, switch control signal for the switching power converter in accordance with a spread spectrum strategy to reduce electromagnetic interference, wherein at least 10% of the electromagnetic interference is above 5 kHz. The method further includes modulating a pulse width of the power regulation, switch control signal in response to modulation of the period to provide power factor correction for the switching power converter.

›BRIEF DESCRIPTION OF THE DRAWINGS

The present invention may be better understood, and its numerous objects, features and advantages made apparent to those skilled in the art by referencing the accompanying drawings. The use of the same reference number throughout the several figures designates a like or similar element.

FIG. 1 (labeled prior art) depicts a power control system.

FIG. 2 (labeled prior art) depicts a frequency spectrum graph of electromagnetic interference corresponding to a switch control signal of the power control system of FIG. 1 .

FIG. 3 depicts a power control system that includes a switching power converter controller that includes a spread spectrum, power regulation, switch control signal generator.

FIG. 4 depicts a power control system having a boost-type switching power converter and a switching power converter controller that includes a spread spectrum, power regulation, switch control signal generator.

FIG. 5 depicts a spread spectrum signal generator that includes a spread spectrum module.

FIG. 6 depicts period timing diagrams that depict exemplary values of a precursor period value and the resultant spread spectrum period value as generated by the spread spectrum module in FIG. 5 .

FIG. 7 depicts a frequency spectrum graph 700 of EMI values corresponding to spectral spreading of a power regulation, switch control signal using non-random, irregular step-size values.

FIG. 8 depicts an embodiment of the spread spectrum module in FIG. 5 .

FIG. 9 depicts a frequency spectrum graph 700 of EMI values corresponding to spectral spreading of a power regulation, switch control signal using random, irregular step-size values.

FIG. 10 depicts another embodiment of the spread spectrum module in FIG. 5 .

FIG. 11 depicts a random number generator.

›DETAILED DESCRIPTION · 1 of 5

Power control systems generate electromagnetic interference (EMI). In at least one embodiment, a power control system includes a switching power converter and a controller that utilizes a spread spectrum strategy to reduce peak EMI values of the power control system. The controller generates a power regulation, switch control signal to control conversion of an input voltage into an output voltage by the switching power converter. In at least one embodiment, the controller modulates a period of the power regulation, switch control signal in accordance with one or more embodiments of the spread spectrum strategy to reduce peak EMI values of the power control system. The spread spectrum strategy is an intentional methodology to spread the spectrum of the power regulation, switch control signal to reduce peak EMI values, and, thus, reduce the potential for degradation in performance, a malfunction, or failure of an electronic circuit caused by the EMI. In at least one embodiment, the controller is also configured to modulate a pulse width of the power regulation, switch control signal in response to modulation of the period of the power regulation, switch control signal to provide power factor correction for the switching power converter.

In at least one embodiment, the controller includes a period generator to generate a precursor period value of a duty cycle modulated, power regulation, switch control signal. In at least one embodiment, the controller also includes a spread spectrum module coupled to the period generator. The spread spectrum module receives the precursor period value and randomly varies the precursor period value to generate a varying period of the power regulation, switch control signal and thereby spread the switching frequency spectrum of the power regulation, switch control signal and the EMI frequency spectrum. Thus, the controller is configured to spread a spectrum of a power regulation, switch control signal for the switching power converter to reduce peak EMI values. In at least one embodiment, the frequency of the power regulation, switch control signal is greater than approximately 20 kHz.

FIG. 3 depicts a power control system 300 that includes controller 302 . Controller 302 generates a power regulation, switch control signal CSS (also referred to herein as “control signal CSS”) to control conductivity of switch 304 of switching power converter 306 . Switch 304 controls a conversion of input voltage V IN into an output voltage V C by switching power converter 306 . The particular configuration of switch 304 is a matter of design choice. In at least one embodiments, switch 304 is an n-channel, metal oxide semiconductor field effect transistor (MOSFET) or an insulated gate FET (IGFET). V IN can be any type of time-varying voltage. In at least one embodiment, input voltage V IN is a rectified, AC voltage, and output voltage V C is a regulated DC voltage as, for example, described with reference to power control system 100 . Load 308 can be any type of load. For example, in at least one embodiment, load 308 is a power supply, such as a DC-DC or DC-AC power supply. Load 308 can also include, for example, a lighting system that includes one or more light emitting diodes or gas discharge lamps. The particular type and configuration of switching power converter 302 is a matter of design choice, such as a boost converter, buck converter, buck-boost converter, or Cúk converter.

Controller 302 includes a spread spectrum, power regulation, switch control signal generator 310 (referred to herein as the “signal generator 310 ”) to generate the control signal CSS in accordance with a spread spectrum strategy. In at least one embodiment, spreading the spectrum of control signal CSS reduces the EMI of switching power converter 306 . The type of spectral spreading is a matter of design choice and depends in part on the type of control signal CSS. As subsequently explained in more detail, in at least one embodiment, control signal CSS is a duty cycle modulated signal having a fundamental period TTSS X and a pulse width T 1 X . “X” is an index, such as an integer, that identifies specific periods and pulse widths of control signal CSS. The fundamental frequency f SSC of control signal CSS equals 1/TTSS X . Thus, “TTSS X ” represents the fundamental period value corresponding to the inverse of the fundamental spread spectrum frequency f CSS . In at least one embodiment, the signal generator 310 varies the fundamental period TTSS X for a particular input voltage V IN so that the fundamental frequency f CSS varies, thus, spreading the spectrum of control signal CSS. In at least one embodiment, the signal generator 310 also provides power factor correction for switching power converter 306 . In at least one embodiment, the signal generator 310 varies the pulse width T 1 of control signal CSS to compensate for variations of the fundamental period TTSS X and, thus, reduces the EMI of switching power converter 306 while still providing power factor correction. In at least one embodiment, the feedback voltage signal(s) V FB (s) provides information about the input voltage V IN and output voltage V C to allow controller 302 to generate control signal CSS.

The particular implementation of controller 302 is a matter of design choice. For example, in at least one embodiment, controller 302 is a digital controller and generates the precursor period value TT and the fundamental period value TTSS X as digital values. In some embodiments, controller 302 is implemented as an integrated circuit, discrete digital components, a combination of an integrated circuit and discrete components, a field programmable gate array, or as code stored in a non-transitory medium and executed by a processor. Examples of non-transitory mediums include hard disk drives, flash memory, and electronically erasable programmable random access memory.

FIG. 4 depicts a power control system 400 that includes a boost-type switching power converter 402 . Switching power converter 402 represents one embodiment of switching power converter 306 . With the exception of the operation of switch 304 in accordance with control signal CSS, the circuitry in block 404 operates as previously described with reference to power control system 100 ( FIG. 1 ). The subsequent descriptions of embodiments of signal generator 310 can be used to operate a variety of switching power converters including switching power converter 402 .

›DETAILED DESCRIPTION · 2 of 5

FIG. 5 depicts a spread spectrum signal generator 500 (“signal generator 500 ”), which represents one embodiment of signal generator 310 . Signal generator 500 includes a period generator 502 . The period generator 502 receives input voltage V IN and generates a precursor period value TT. In at least one embodiment, the spread spectrum module included in the signal generator 500 determines the varying fundamental period value TTSS X of control signal CSS in accordance with a spread spectrum strategy. The particular spread spectrum strategy is a matter of design choice. In general, the spread spectrum strategy varies the precursor period value over time to generate a varying fundamental period value TTSS X , and, thus, the frequency of control signal CSS, using a strategy that reduces peak EMI values generated by, for example, switching power converter 306 . The period state signal P X is identical to the fundamental period value TTSS X if delta-sigma modulator 508 is not used.

The spread spectrum module 504 is configured in accordance with a spread spectrum strategy to vary the precursor period value TT to generate the fundamental period value TTSS X . In at least one embodiment, signal generator 500 includes a clipper 506 to set a minimum value of the fundamental period value TTSS X and thereby set a maximum value of the fundamental frequency f CSSX and the second order and above harmonic frequencies of f CSSX . The spread spectrum module 504 and optional clipper 506 combine to vary the fundamental period value TTSS X by a maximum spread of +/−1/Δ MAX . “Δ MAX ” represents a maximum frequency variation of the fundamental frequency f CSS by spread spectrum module 504 and, if included, optional clipper 506 . In at least one embodiment, the maximum spread Δ MAX is set to vary the fundamental period value TTSS X for a given precursor period value TT (and, thus, a given input voltage V IN ) by an amount that causes the EMI energy generated by power control system 300 ( FIG. 3 ) above 5 kHz to represent at least 10% of the total EMI.

The particular design of spread spectrum module 504 is a matter of design choice. FIGS. 8 and 10 , which are subsequently described, depict exemplary embodiments of spread spectrum module 504 . In at least one embodiment, spread spectrum module 504 receives the precursor period value TT, and based on the value precursor period value TT, directly selects values of fundamental period value TTSS X to spread the spectrum of control signal CSS. In this embodiment, the fundamental period value TTSS X can be stored in a memory in spread spectrum module 504 or in another location, such as in registers 515 . In at least one embodiment, the spread, spectrum module 504 generates a discrete sequence of digital fundamental period value TTSS X values.

In at least one embodiment, signal generator 500 also includes an optional delta sigma modulator 508 . The delta-sigma modulator 508 receives the fundamental period value TTSS X and generates the period state signal P X . In this embodiment, the period state signal P X is an output of delta-sigma modulator 508 . The delta-sigma modulator 508 spectrally noise shapes the fundamental period value TTSS X . Spectral noise shaping reduces the influence of noise on the fundamental period value TTSS X and, thus, allows signal generator 500 to provide better power factor correction and output voltage regulation control for switching power converter 306 . Exemplary conventional delta-sigma modulator design and operation is described in the book Understanding Delta - Sigma Data Converters by Schreier and Temes, IEEE Press, 2005, ISBN 0-471-46585-2. In at least one embodiment, the signal generator 500 does not include the delta-sigma modulator 508 , and the spread spectrum module 504 and optional clipper 506 provide the fundamental period value TTSS X directly to the pulse width generator 514 .

When the delta-sigma modulator 508 is included as part of signal generator 500 , the period state signal P X is a representation of the fundamental period value TTSS X as generated by the delta-sigma modulator 508 . Thus, in these embodiments, the signal generator 500 generates the period state signal P X in accordance with the spread spectrum strategy to spread the frequency spectrum of control signal CSS. For example, the period control system 504 can generate the value of period state signal P X within minimum and maximum control signal frequency operational parameters.

Pulse width control system 506 determines a pulse width of control signal CSS so that control signal CSS tracks the line input voltage V IN and minimizes any difference between the output voltage V C and the reference voltage V REF . An error generator 510 determines an error signal e v between the reference voltage V REF and the output voltage V C by subtracting the output voltage V C from the reference voltage V REF . The reference voltage V REF is set to a desired voltage level of output voltage V C . A proportional integrator 512 processes the error signal e v to generate proportional-integral, power utilization signal PUTIL. The proportional integrator 512 adjusts the rate of response of signal generator 500 to changes in the output voltage V C . The power utilization signal PUTIL reflects the rate adjustment. If the response is too slow, then the output voltage V C may fail to track changes in power demand of load 112 ( FIG. 4 ) and, thus, fail to maintain an approximately constant value. If the response is too fast, then the output voltage V C may react to minor, brief fluctuations in the power demand of load 112 ( FIG. 4 ). Such fast reactions could cause oscillations in signal generator 500 , damage or reduce the longevity of components, or both. Thus, the particular rate of response by proportional integrator 512 is a design choice. An exemplary embodiment of proportional integrator 512 is described in Melanson I and Melanson IV.

The signal generator 500 also modulates the pulse width of the control signal CSS in response to modulation of the period of the control signal CSS to provide power factor correction for the switching power converter 402 ( FIG. 4 ). The pulse width control system 506 also includes a pulse width generator 514 to determine a varying pulse width control value T 1 X . The pulse width generator 514 generates the pulse width control value T 1 X so that the duty cycle of control signal CS 1 tracks the line input voltage V IN and responds to modulation of the fundamental period value TTSS X to, thus, provide power factor correction for switching power converter 402 . In at least one embodiment, the pulse width control value T 1 X of control signal CS 1 is determined in accordance with Control Signal State Equation [1]:

›DETAILED DESCRIPTION · 3 of 5

T ⁢ ⁢ 1 X 2 = 2 · L V rm ⁢ ⁢ s 2 · PUTIL · TTSS X · ( 1 - V x V c ) . [ 1 ]

“T 1 ” is the pulse width of the control signal CS 1 as represented by pulse width state signal PW X . “L” represents an inductor value of inductor 110 of switching power converter 402 . “V rms ” represents the root mean square (RMS) of line input voltage V IN as generated by RMS module 515 . PUTIL represents the output of the proportional integrator 512 . “TTSS X ” is the period of control signal CSS. In at least one embodiment, fundamental period value TTSS X is the period state signal P X . “V IN ” is a sampled current value of the line input voltage V IN . “V C ” is a sampled current value of the output voltage V C used to generate the power utilization signal PUTIL. Thus, the, in accordance with Equation [1], the pulse width control value T 1 X tracks the line input voltage V IN and responds to modulation of the fundamental period value TTSS X to, thus, provide power factor correction for switching power converter 402 .

In at least one embodiment, the pulse width control system 506 uses state equation configuration profile parameters stored in optional registers 515 to respond to any number of exigencies as described in more detail in Melanson IV. Exemplary configuration profile parameters are a minimum pulse width parameter, the value of fundamental period value TTSS X corresponding to the fundamental spread spectrum frequency f SSX , and the maximum spread Δ MAX . Additional configuration profile parameters are described in more detail in Melanson IV.

In at least one embodiment, pulse width control system 506 also optionally includes a nonlinear delta-sigma modulator 507 . The nonlinear portion of the conversion of the input voltage V IN to the output voltage V C by switching power converter 402 is associated with the energy provided to inductor 110 ( FIG. 4 ). The pulse width of control signal CSS and the relation of the pulse width to the period of control signal CSS, i.e. the duty cycle of control signal CSS, controls power factor correction. Accordingly, the nonlinear delta-sigma modulator 507 can be used by pulse width control system 506 to spectrally noise shape the pulse width control value T 1 X . The nonlinear delta-sigma modulator 507 generates the pulse width state signal PW X as a quantizer output signal. By removing the influence of noise from a baseband of control signal CSS, the control signal CSS exercises improved control over switching power converter 306 . Exemplary embodiments of the nonlinear delta-sigma modulator 507 are described in Melanson I and Melanson IV.

In at least one embodiment, the switching power converters 306 ( FIG. 3) and 402 ( FIG. 4 ) operate in discontinuous current mode (DCM). When operating in discontinuous current mode, the period generator 508 ensures that the period of control signal CSS exceeds the ramp-up and ramp-down times of inductor current i L . Melanson IV discusses setting the value of inductor 110 to ensure DCM operation.

FIG. 6 depicts period timing diagrams 600 that depict exemplary values of the precursor period value TT and the resultant fundamental period value TTSS X as generated by the spread spectrum module 504 . Referring to FIGS. 5 and 6 , the values of precursor period value TT, pulse width value T 1 X , and fundamental period value TTSS X are depicted for visualization of the variation of fundamental period value TTSS X relative to the precursor period value TT and are not necessarily drawn to scale. In the timing diagrams 600 , the precursor period value TT remains constant during the three (3) depicted cycles of control signal CSS. The spread spectrum module 504 decreases the precursor period value TT by 1/Δ 1 to generate fundamental period value TTSS 1 , increases the precursor period value TT by 1/Δ 2 to generate fundamental period value TTSS 2 , decreases the precursor period value TT by 1/Δ 3 to generate fundamental period value TTSS 3 , and so on. “1/Δ X ” represents an amount by which the fundamental period value TTSS X is spread relative to the precursor period value TT, and “1/Δ X ” represents a step-size value that is an amount by which each harmonic of the fundamental period value TTSS X spread. “Δ X ” represents a step-size value that is an amount by which each harmonic of the fundamental frequency f CSS is spread.

The change from 1/Δ X to 1/Δ X+1 represents a step-size. For example, if 1/Δ 1 is 14 μsec, 1/Δ 2 is 3 μsec, and 1/Δ 3 is 20 μsec, the respective step-sizes are 11 μsec and 17 μsec. If 1/Δ X+1 −1/Δ X is a constant, then the step-sizes are regular. If 1/Δ X+1 −1/Δ X varies, the step-sizes are irregular. In at least one embodiment, a minimum Δ X (Δ X — MIN ) varies from a maximum Δ X (Δ X — MAX ) by at least 10%, i.e. 100%·(Δ X — MAX −Δ X — MIN )/Δ X — MIN ≧10%. If the step-size value 1/Δ X is added to the precursor period value, the fundamental period value TTSS X increases. If the step-size value Δ X is subtracted from the precursor period value, the fundamental period value TTSS X decreases.

FIG. 7 depicts an exemplary frequency spectrum graph 700 of EMI values corresponding to a spread spectrum control signal CSS using a nonrandom pattern of irregular step-sizes Δ X . Referring to FIGS. 5 and 7 , spread spectrum module 504 varies the fundamental period value TTSS X for a particular input voltage V IN and, thus, spreads the spectrum of control signal CSS. The spectrum of control signal CSS is spread between (f CSS −Δ MAX ) and (f CSS +Δ MAX ). Spreading the spectrum e. of control signal CSS also spreads the spectrum of EMI corresponding to control signal CSS. In FIG. 7 , the maximum spread Δ MAX is set to vary the fundamental period value TTSS X for a given precursor period value TT by an amount that causes the EMI energy generated by power control system 300 ( FIG. 3 ) above 5 kHz to vary by at least 10%. Spreading the EMI spectrum reduces the peak EMI values for at least some of the harmonic frequencies of control signal CSS. For example, comparing the EMI of FIG. 2 (prior art) and the EMI in FIG. 7 , the maximum magnitude of the third harmonic frequency 3f CSS is −29.97 dB ( FIG. 7 ), and the magnitude of the third harmonic frequency 3f SC0 is −24.82 dB ( FIG. 2 ) for maximum 3f CSS =3f SC0 ≈190 kHz. Thus, spectral spreading of the control signal CSS using the nonrandom pattern of irregular step-sizes Δ X reduced EMI at the third harmonic frequency by over 5 dB. Reducing the peak EMI values reduces the potential for degradation in performance, a malfunction, or failure of an electronic circuit caused by the EMI. The maximum spread Δ MAX used to generate the frequency spectrum graph 700 is set to vary the fundamental period value TTSS X for a given precursor period value TT (and, thus, a given input voltage V IN ) by an amount that causes the EMI energy generated by power control system 300 ( FIG. 3 ) above 5 kHz to represent at least 10% of the total EMI.

›DETAILED DESCRIPTION · 4 of 5

Referring to FIGS. 5 , 6 , and 7 , the particular precursor fundamental frequency f CSS and, thus, the precursor period value TT (f CS =1/TT), is a matter of design choice. The particular maximum frequency spread Δ MAX is also a matter of design choice. In at least one embodiment, the maximum frequency spread Δ MAX is within the range of 5-10% of the fundamental frequency f CCS .

In at least one embodiment, the signal generator 500 is configured to reduce peak EMI values at frequencies that are regulated by a governmental agency, such as the FCC. For example, if the peak EMI values are regulated above a 150 kHz threshold, in at least one embodiment, the fundamental frequency f CSS and the maximum spread Δ MAX are set so that 2f CS +Δ MAX is less than or equal to 150 kHz while still avoiding audio frequencies. Additionally, in at least one embodiment, the maximum frequency spread Δ MAX is set to avoid any potential overlap between the spread spectrum frequency f CCS and the second harmonic spread spectrum frequency 2f CSS , i.e. (f CCS +Δ MAX )<(2f CCS −Δ MAX ). Thus, in at least one embodiment, the fundamental frequency f CCS is set to 61.5 kHz and maximum spread Δ MAX is set to 17 kHz, so that the spread spectrum frequency f CSSX , which equals 1/TTSS X , varies between 53 kHz and 70 kHz and the second harmonic spread spectrum frequency 2f CSSX , which equals ½TTSS X , varies between 106 kHz and 140 kHz. In at least one embodiment, setting the precursor fundamental frequency f CS is set to 61.5 kHz (TTSS X ≈16.26 μsec) and maximum spread Δ MAX is set to 17 kHz (1/Δ MAX 5.882 μsec) places only the third and subsequent harmonic frequencies of control signal CSS, which have decreasing peak EMI values, above the regulated 150 kHz threshold value. In at least one embodiment, the fundamental period value TTSS X ranges from 14-19 μsecs. The particular precursor fundamental frequency f CSS and, thus, the precursor period value TT (f CS =1/TT), is a matter of design choice. In at least one embodiment, the precursor fundamental frequency is set above 2 kHz, and, in at least one embodiment, the precursor fundamental frequency f CS is set up above 25 kHz+maximum spread Δ MAX to avoid the upper frequency limit of the human perceptible audio frequency spectrum. A maximum spread spectrum frequency f SSX below 150 kHz results in a more efficient operation of switch 304 .

FIG. 8 depicts spread spectrum module 800 , which represents one embodiment of spread spectrum module 504 . In general, the spread spectrum module dithers the precursor period value TT to vary the fundamental period value TTSS X by adding or subtracting a step-size value Δ X to the precursor period value TT. The spread spectrum module 800 includes a pattern generator 802 to generate pattern values N X for each generation of the precursor period value TT. In at least one embodiment, the pattern value N X is the step-size value Δ X or a scaled value of the step-size value Δ X . A function generator 804 applies a transfer function H(z) A to modify an internal function (not shown) by the pattern value N X to generate the step-size value Δ X . In at least one embodiment, if the pattern value N X equals Δ X , the transfer function H(z) A directly passes step-size value Δ X or passes a negative of the step-size value Δ X . The adder 806 combines the precursor period value TT with plus or minus the step-size value Δ X to generate the fundamental period value TTSS X , i.e. TTSS X =+/−Δ X . Thus, the pattern generator 802 and transfer function H(z) A are configured to vary the fundamental period value TTSS X by the precursor period value TT+/−1/Δ MAX . The optional clipper 506 is designed to ensure that fundamental period value TTSS X stays within the range of TT+/−1/Δ MAX .

The type of pattern generator 802 is a matter of design choice. For example, the pattern generator 802 can be configured to generate random and/or nonrandom patterns with regular or irregular step-sizes between successive values of pattern value N X . In at least one embodiment, the pattern generator 802 is a nonrandom number generator that generates pattern value N X , and transfer function H(z) A =1=Δ X /N X , i.e. function generator 804 passes pattern value N X without modification. In at least one embodiment, the pattern generator 802 includes a memory, and the pattern generator 802 selects pattern values N X using, for example, a look-up table or any other type of data structure.

Referring to FIGS. 7 and 8 , Table 1 contains a discrete sequence of values of a nonrandom, irregular step-size pattern was used by spread spectrum module 800 to generate the frequency spectrum graph 700 of FIG. 7 for precursor period value TT=15.58 μsec. In at least one embodiment, the fundamental period value TTSS X values are actually a sequence of binary values. Values of fundamental period value TTSS X that are less than the precursor period TT indicate that TTSS X =TT−Δ X , and values of fundamental period value TTSS X that are more than the precursor period TT indicate that TTSS X =TT+Δ X :

In at least one embodiment, the spread spectrum module 504 ( FIG. 5 ) for the precursor period value TT 15.58 μsec spread spectrum module 504 directly selects values of fundamental period value TTSS X in the second column of Table 1 from a memory, such as registers 515 , to spread the spectrum of control signal CSS. In at least one embodiment, the values of fundamental period value TTSS X for multiple values of precursor value TT are pre-stored in a memory, such as registers 515 , and selected by spread spectrum module 504 .

FIG. 9 depicts an exemplary frequency spectrum graph 900 of EMI values corresponding to a spread spectrum control signal CSS using a random pattern of irregular step-sizes Δ X . Referring to FIGS. 8 and 9 , in one embodiment, the pattern generator 802 is a random number generator and randomly varies pattern value N X . Comparing the EMI of FIG. 2 (prior art) and the EMI in FIG. 7 , the maximum magnitude of the third harmonic frequency 3f CSS is −25.130 dB ( FIG. 9 ), and the magnitude of the third harmonic frequency 3f SC0 is −24.822 dB ( FIG. 2 ) for maximum 3f CSS =3f SC0 ≈190 kHz. Thus, spectral spreading of the control signal CSS using the nonrandom pattern of irregular step-sizes Δ X reduced EMI at the third harmonic frequency by over 0.3 dB. The maximum spread Δ MAX used to generate the frequency spectrum graph 900 is set to vary the fundamental period value TTSS X for a given precursor period value TT (and, thus, a given input voltage V IN ) by an amount that causes the EMI energy generated by power control system 300 ( FIG. 3 ) above 5 kHz to represent at least 10% of the total EMI.

›DETAILED DESCRIPTION · 5 of 5

FIG. 10 depicts spread spectrum module 1000 , which represents another embodiment of spread spectrum module 504 . Spread spectrum module 1000 functions similarly to spread spectrum module 800 except that function generator 1002 utilizes a function H(z) B to generate an output value Y X using the pattern value N X , and spread spectrum module 1000 multiplies the precursor period value TT by the pattern value N X to generate the fundamental period value TTSS X .

FIG. 11 depicts a 16-bit Fibonacci linear feedback shift register (“LFSR”) 1100 . In general, LFSR 1100 is a shift register whose input bit is a linear function of its previous state. LFSR 1100 represents one embodiment of the pattern generator 802 as a random number generator. The LFSR 1100 includes a 16-bit shift register 1002 , which is preloaded with sixteen binary values such as 1010110011100001. Exclusive OR (“XOR”) logic gates 1104 and 1106 each receives one input value from shift register 1102 and an output value from respective XOR logic gate 1106 and 1108 . XOR logic gate 1108 receives two values from shift register 1102 . In at least one embodiment, the LFSR 1100 operates at the frequency of the spread spectrum frequency f CSSX to generate a random pattern value P X for each generation of a precursor period value TT. The random pattern value P X is selected from any combination of bits from the shift register 1102 , such as the five (5) least significant bits as shown with the dashed bracket.

Thus, a power control system varies a fundamental frequency of a power regulation, switch control signal programmable to reduce peak EMI values of the power control system. In at least one embodiment, the power control system utilizes a spread spectrum strategy implemented in a spread spectrum module to modulate a period of a precursor period value to effectively spread the spectrum of the power regulation, switch control signal.

Although the present invention has been described in detail, it should be understood that various changes, substitutions and alterations can be made hereto without departing from the spirit and scope of the invention as defined by the appended claims.

›Tables in the description — 1
TABLE 1
N X = Δ XTTSS X = P X (μsec)f CSSX (kHz)
0.3215.962.89
1.2814.369.93
0.8216.460.98
0.2815.365.36
0.1815.464.94
0.6216.261.73
0.4216.062.5
0.2815.365.36
0.1815.464.94
0.7216.361.35
1.5814.071.43
0.4216.062.5
0.4815.166.23
1.3814.270.42
0.1215.763.69
0.8216.460.98
0.4216.062.5
0.9216.560.61

Claims as granted

39 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

5 codes
IPC · International Patent Classification
Section H — Electricity
  • H05B37/02
USPC · US Patent Classification
315/247323/282315/307315/209.R

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomJul 2010Jan 2011Jul 2011Jan 2012Jul 2012Jan 2013Jul 2013Jan 2014Jul 2014USPTOApplicantNon-final rejectionResponse after non-final
USPTOApplicanthover for detail · click to open
Pendency
4.0 y
1,457 days filing → grant
Office actions
1
non-final + final
Responses
1
no RCE
Examiner
Douglas W Owens
art unit 2844 · TC 2800
Citations: 115 back · 8 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

⤢ drag to zoom20102012201420162018202020222024202620282030Owner 1
Titlehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock