USPatent applicationPatented

Bonded wafer and method for producing bonded wafer

Granted 1 Nov 2011 · 5 office actions

Assignee: SUMCO Corporation

Law firm: Law firm · Log in to unlock

Attorney: Attorney · Log in to unlock

Inventors: Nobuyuki Morimoto, Akihiko Endo · Examiner: Kiesha Bryant · AU 2891 · TC 2800

Life of the application

16 dated events
⤢ drag to zoom20082010201220142016201820202022202420262028ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

A bonded wafer is produced by directly bonding a silicon wafer for active layer and a silicon wafer for support substrate without an insulating film and thinning the silicon wafer for active layer to a given thickness, in which a silicon wafer cut out from an ingot at a cutting angle of 0-0.1° (compound angle) with respect to a predetermined crystal face is used in each of the silicon wafer for active layer and silicon wafer for support substrate.

Description

7 parts
›BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates to a bonded wafer and a method for producing a bonded wafer, and more particularly it is to suppress residual oxide in a bonded face as far as possible.

2. Description of the Related Art

As a typical production method of a bonded wafer, there are known a method wherein two silicon wafers are bonded through an insulating film such as an oxide film or the like or directly bonded without the insulating film and then a wafer for active layer is grinded and polished to form an active layer (grind-polishing method), and a method wherein ions of hydrogen or the like are implanted into a surface layer portion of a silicon wafer for active layer to form an ion-implanted layer and bonded to a silicon wafer for support substrate and then subjected to a heat treatment to exfoliate the wafer at the ion-implanted layer to thereby form an active layer (ion implanting separation method) or so-called smart cut method (registered trade mark) (see JP-A-H11-67701 and JP-A-H05-211128).

However, when the two silicon wafers are directly bonded after the removal of a native oxide by immersing in a HF solution, or particularly when two silicon wafers having different crystal orientations (for example, ( 110 ) face and ( 100 ) face) are directly bonded without using an insulating film such as an oxide film or the like, an oxide trapped in an interface therebetween may locally concentrate and retain in the interface as a step-like oxide in the production step of the bonded wafer (heat treatment step). As a result, there is a problem that such a residual oxide deteriorates the device characteristics but also forms a nucleus of defect in the preparation step of the device.

›SUMMARY OF THE INVENTION

It is, therefore, an object of the invention to advantageously solve the above problems and to provide a method for producing a bonded wafer wherein the retaining of the oxide in the interface can be effectively removed when the two silicon wafers are directly bonded without the insulating film as well as a bonded wafer obtained by such a production method.

There will be described the development of the invention below. That is, when two silicon wafers are directly bonded without an insulating film, it is considered that an oxide retaining in a bonded interface is formed by condensing the oxide trapped in the bonded interface. In order to prevent the retaining of such an oxide, therefore, the bonding is usually conducted after the wafers are cleaned with a HF solution to remove a native oxide from the surface of the wafer.

Even when the surface of the wafer is cleaned with the HF solution or the like prior to the bonding, however, the step-like oxide may be retained in the bonded interface.

The inventors have made various studies in order to solve the above problems and obtained the following knowledge.

That is, when wafers to be bonded are cut out from an ingot, it is common that the cutting angle is not more than 1° in both of X-axis and Y-axis. However, it has been found that the retaining of the step-like oxide in the bonded interface can be effectively removed by strictly controlling the cutting angle from the ingot to a range of 0-0.1° (compound angle) with respect to a predetermined crystal face, and as a result the invention has been accomplished.

That is, the summary and construction of the invention are as follows.

1. A method for producing a bonded wafer by directly bonding a silicon wafer for active layer and a silicon wafer for support substrate without an insulating film and thinning the silicon wafer for active layer to a given thickness, characterized in that a silicon wafer cut out from an ingot at a cutting angle of 0-0.1° (compound angle) with respect to a predetermined crystal face is used in each of the said silicon wafer for active layer and silicon wafer for support substrate.

2. A method for producing a bonded wafer according to item 1 , wherein the silicon wafers for active layer and for support substrate are bonded at a state of hydrophobic face.

3. A method for producing a bonded wafer according to item 1 , wherein wafers having different crystal orientations are used as the silicon wafers for active layer and for support substrate.

4. A method for producing a bonded wafer according to item 1 , wherein the thinning of the silicon wafer for active layer is carried out by an ion implantation-separation process.

5. A bonded wafer obtained by directly bonding a silicon wafer for active layer and a silicon wafer for support substrate without an insulating film and thinning the silicon wafer for active layer to a given thickness, characterized in that a silicon wafer cut out from an ingot at a cutting angle of 0-0.1° (compound angle) with respect to a predetermined crystal face is used in each of the said silicon wafer for active layer and silicon wafer for support substrate.

According to the invention, there cane be largely reduced the remnant of step-like oxide, which has been feared when the two silicon wafers are directly bonded without the insulating film.

›BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic illustration of cutting angle and compound angle.

FIG. 2 is TEM photographs (a) and (b) of bonded interfaces of Example 1 and Comparative Example 1, respectively.

›DESCRIPTION OF THE PREFERRED EMBODIMENTS

The invention will be described in detail with reference to the accompanying drawings below.

In the invention, it is important that when a silicon wafer is cut out from an ingot, the cutting angle is controlled to a range of 0-0.1° (compound angle) with respect to a predetermined crystal face (which is also called as a standard face). When the cutting angle (compound angle) exceeds 0.1°, the step-like oxide retains in the bonded interface, which badly affects the preparation step of the device and properties thereof.

The term “cutting angle” used herein means an angle of the cut face with respect to X-axis or Y-axis of the standard face as shown in FIG. 1 , while the compound angle θ compounding an inclination angle θx of the standard face in X-axis direction (cutting angle in X-axis direction) and an inclination angle θy of the standard face in Y-axis direction (cutting angle in Y-axis direction).

In the invention, it is also important that the compound angle of each of the two silicon wafers to be bonded is 0-0.1° because the remnant of the oxide can not be reduced if the compound angle of either of the wafer is controlled.

Although it is not yet clearly elucidated that the remnant of step-like oxide in the bonded interface can be largely reduced by controlling the cutting angle of each of the two silicon wafers from the ingot to a range of 0-0.1° (compound angle) according to the invention, the inventors have guessed as follows.

In the bonded interface, it seems that oxides are formed on the face of the wafer to be bonded and aggregated in the bonded interface and finally retain as step-like oxide. Therefore, it is considered that the remnant of the step-like oxide in the bonded interface can be suppressed by bonding silicon wafers each having a cut face substantially parallel to the standard face of the crystal.

In the bonding of the two silicon wafers, it is required to clean the surface of the wafer as far as possible. In the invention, it is advantageous that the surface of the wafer is rendered into a hydrophobic face by cleaning the wafer surface to remove native oxide film or the like before the bonding of the wafers. The term “hydrophobic face” used herein means a clean face having no oxide film and the like. Also, the cleaning method is not particularly limited, and can utilize the conventionally well-known method of cleaning in HF solution and the like.

Moreover, the invention is effective to the direct bonding of silicon wafers having different crystal orientations, for example, the direct bonding of ( 110 ) crystal and ( 100 ) crystal.

In the invention, an ion implantation-separation process with hydrogen gas or the like can be utilized as a method of thinning the wafer for active layer. This ion implantation-separation process is a method wherein a rare gas such as hydrogen gas or the like is implanted into the silicon wafer for active layer from its bonding face to form an ion implanted layer before the bonding and then the silicon wafer for active layer is bonded to the silicon wafer for support substrate and subjected to a heat treatment at about 500° C. to exfoliate a part of the wafer for active layer bounding the ion implanted layer. By using the ion implantation-separation process can be uniformly thinned the active layer without using a grinding, a polishing or an etching.

EXAMPLES
›Example 1

When a silicon wafer is cut out from a silicon ingot grown by CZ method, a silicon wafer for active layer is cut at a compound angle of 0.07° with respect to ( 100 ) face as a standard face, and a silicon wafer for support substrate is cut at a compound angle of 0.07°. The thus obtained two silicon wafers are immersed in a HF cleaning solution to completely remove a native oxide film and directly bonded to each other and subjected to a heat treatment at 1100° C. for 120 minutes for further improving the bonding strength. Then, the wafer for active layer is ground and polished so as to render the thickness of the active layer into 100 nm.

An oxide existing in an interface of the thus obtained bonded wafer is observed by a plane TEM (transmission electron microscopy).

The measured result is shown in Table 1 and FIG. 2( a ).

As seen from Table 1 and FIG. 2( a ), in case of using the silicon wafers cut out from the ingot according to the invention, the remnant of the step-like oxide is not observed.

›Example 2

When a silicon wafer is cut out from a silicon ingot grown by CZ method, a silicon wafer for active layer is cut at a compound angle of 0.07° with respect to ( 100 ) face as a standard face, and a silicon wafer for support substrate is cut at a compound angle of 0.07°. Then, hydrogen ions are implanted into the surface of the silicon wafer for active layer under conditions of an acceleration voltage: 50 keV and a dose: 1×10 17 atoms/cm 2 to form a hydrogen ion implanted layer at a depth position of about 500 nm from the surface of the wafer for active layer.

Then, the silicon wafers for active layer and for support substrate are immersed in HF cleaning solution to completely remove a native oxide film and directly bonded to each other and subjected to a heat treatment at 500° C. to exfoliate a part of the bonded wafer bounding the hydrogen ion implanted layer.

Next, the bonded wafer is subjected to a heat treatment at 1100° C. for 120 minutes for further improving the bonding strength and further to an oxidation treatment to thin the thickness of the active layer to 100 nm.

An oxide existing in an interface of the thus obtained bonded wafer is observed by the plane TEM.

The measured result is shown in Table 1.

In this case, the step-like oxide can not be observed likewise Example 1.

Comparative Example 1

A bonded wafer is prepared in the same manner as in Example 1 except that the compound angle of the silicon wafer for active layer is 0.12° and the compound angle of the silicon wafer for support substrate is 0.12°.

An oxide existing in an interface of the thus obtained bonded wafer is observed by the plane TEM to obtain a result as shown in Table 1 and FIG. 2( b ).

As seen from Table 1 and FIG. 2( b ), when the cutting angle of the silicon wafer is outside the acceptable range of the invention, the remnant of the step-like oxide is observed at the bonded interface.

Comparative Example 2

A bonded wafer is prepared in the same manner as in Example 2 except that the compound angle of the silicon wafer for active layer is 0.12° and the compound angle of the silicon wafer for support substrate is 0.12°.

An oxide existing in an interface of the thus obtained bonded wafer is observed by the plane TEM to obtain a result as shown in Table 1.

As seen from Table, the remnant of the step-like oxide is also observed likewise Comparative Example 1.

›Tables in the description — 1
TABLE 1 — Compound angle
Compound angleof wafer for
of wafer forsupport substrate
active layer (°)(°)Step-like oxide
Example 10.070.07none
Example 20.070.07none
Comparative0.120.12presence
Example 1
Comparative0.120.12presence
Example 2

Claims as granted

5 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

6 codes
IPC · International Patent Classification
Section H — Electricity
  • H01L21/30
USPC · US Patent Classification
438/455438/459257/627257/E21.088257/628

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomJul 2007Jan 2008Jul 2008Jan 2009Jul 2009Jan 2010Jul 2010Jan 2011Jul 2011Jan 2012USPTOApplicantNon-final rejectionFinal rejectionNon-final rejectionResponse after non-finalRequest for continued examinationResponse after non-final
USPTOApplicanthover for detail · click to open
Pendency
4.2 y
1,523 days filing → grant
Office actions
5
non-final + final
Responses
3
2 RCE
Interviews
2
examiner interview summaries
Examiner
Kiesha Bryant
art unit 2891 · TC 2800
Citations: 20 back · 1 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

⤢ drag to zoom20082010201220142016201820202022202420262028Owner 1
Titlehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock