USPatent applicationPatented

Method and apparatus for determining a sampling plan based on process and equipment state information

Granted 23 Nov 2004 · 1 office action

Application· this page
10/023,119
filed 18 Dec 2001
Publication
Not published
not published
Patent
US 6,821,792
granted 23 Nov 2004

Life of the application

7 dated events
⤢ drag to zoom20022004200620082010201220142016201820202022ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

A processing line includes a process tool, a metrology tool, a tool state monitor, and a sampling controller. The processing tool is configured to process workpieces. The metrology tool is configured to measure an output characteristic of selected workpieces in accordance with a sampling plan. The tool state monitor is configured to observe at least one tool state variable value during the processing of a selected workpiece in the processing tool. The sampling controller is configured to receive the observed tool state variable value and determine the sampling plan for the metrology tool based on the observed tool state variable value. A method for processing workpieces includes processing a plurality of workpieces in a processing tool. A characteristic of selected workpieces is measured in accordance with a sampling plan. At least one tool state variable value is observed during the processing of a particular workpiece in the processing tool. The sampling plan is determined based on the observed tool state variable value.

Description

6 parts
›BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates generally to semiconductor device manufacturing, and, more particularly, to a method and apparatus for determining a sampling plan based on process and equipment state information.

2. Description of the Related Art

There is a constant drive within the semiconductor industry to increase the quality, reliability and throughput of integrated circuit devices, e.g, microprocessors, memory devices, and the like. This drive is fueled by consumer demands for higher quality computers and electronic devices that operate more reliably. These demands have resulted in a continual improvement in the manufacture of semiconductor devices, e.g., transistors, as well as in the manufacture of integrated circuit devices incorporating such transistors. Additionally, reducing the defects in the manufacture of the components of a typical transistor also lowers the overall cost per transistor as well as the cost of integrated circuit devices incorporating such transistors.

Generally, a set of processing steps is performed on a lot of wafers using a variety of processing tools, including photolithography steppers, etch tools, deposition tools, polishing tools, rapid thermal processing tools, implantation tools, etc. The technologies underlying semiconductor processing tools have attracted increased attention over the last several years, resulting in substantial refinements. However, despite the advances made in this area, many of the processing tools that are currently commercially available suffer certain deficiencies. In particular, such tools often lack advanced process data monitoring capabilities, such as the ability to provide historical parametric data in a user-friendly format, as well as event logging, real-time graphical display of both current processing parameters and the processing parameters of the entire run, and remote, i.e., local site and worldwide, monitoring. These deficiencies can engender non-optimal control of critical processing parameters, such as throughput, accuracy, stability and repeatability, processing temperatures, mechanical tool parameters, and the like. This variability manifests itself as within-run disparities, run-to-run disparities and tool-to-tool disparities that can propagate into deviations in product quality and performance, whereas an ideal monitoring and diagnostics system for such tools would provide a means of monitoring this variability, as well as providing means for optimizing control of critical parameters.

One technique for improving the operation of a semiconductor processing line includes using a factory wide control system to automatically control the operation of the various processing tools. The manufacturing tools communicate with a manufacturing framework or a network of processing modules. Each manufacturing tool is generally connected to an equipment interface. The equipment interface is connected to a machine interface that facilitates communications between the manufacturing tool and the manufacturing framework. The machine interface can generally be part of an advanced process control (APC) system. The APC system initiates a control script based upon a manufacturing model, which can be a software program that automatically retrieves the data needed to execute a manufacturing process. Often, semiconductor devices are staged through multiple manufacturing tools for multiple processes, generating data relating to the quality of the processed semiconductor devices.

Data gathered during the course of wafer processing is used to identify and attempt to mitigate the effects of process and equipment variations by implementing automatic control techniques based on the collected feedback. Current semiconductor processing techniques typically collect metrology data at a fixed rate (e.g., every fourth lot processed in a tool) or by pre-assigning a fixed percentage of lots for measurement. Because lots are not typically processed in a particular order, the percentage technique sometimes results in periods where multiple lots are measured consecutively, followed by periods where no lots are measured. Such static sampling plans sometimes do not diagnose process or system issues expeditiously. As a result defective wafers could be manufactured, necessitating costly re-work or scrapping of the wafers.

Static sampling plans also sometimes fail to provide adequate data for effective process control. For a fluctuating process, the sampling frequency may not be sufficient to provide adequate feedback for implementing a control methodology for reducing the variation. On the other hand, for a stable process, a static sampling plan may result in the collection of more data than is required, thus reducing the efficiency of the fabrication process. For a stable process, few control actions are typically taken, and the metrology data collected is generally analyzed to identify a departure from the stable condition.

The present invention is directed to overcoming, or at least reducing the effects of, one or more of the problems set forth above.

›SUMMARY OF THE INVENTION

One aspect of the present invention is seen in a processing line including a process tool, a metrology tool, a tool state monitor, and a sampling controller. The processing tool is configured to process workpieces. The metrology tool is configured to measure an output characteristic of selected workpieces in accordance with a sampling plan. The tool state monitor is configured to observe at least one tool state variable value during the processing of a selected workpiece in the processing tool. The sampling controller is configured to receive the observed tool state variable value and determine the sampling plan for the metrology tool based on the observed tool state variable value.

Another aspect of the present invention is seen in a method for processing workpieces. The method includes processing a plurality of workpieces in a processing tool. A characteristic of selected workpieces is measured in accordance with a sampling plan. At least one tool state variable value is observed during the processing of a particular workpiece in the processing tool. The sampling plan is determined based on the observed tool state variable value.

›BRIEF DESCRIPTION OF THE DRAWINGS

The invention may be understood by reference to the following description taken in conjunction with the accompanying drawings, in which like reference numerals identify like elements, and in which:

FIG. 1 is a simplified block diagram of a processing line in accordance with one illustrative embodiment of the present invention; and

FIG. 2 is a flow diagram of a method for determining a sampling plan based on process and equipment state information in accordance with another illustrative embodiment of the present invention.

While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.

›DETAILED DESCRIPTION OF SPECIFIC EMBODIMENTS · 1 of 3

Illustrative embodiments of the invention are described below. In the interest of clarity, not all features of an actual implementation are described in this specification. It will of course be appreciated that in the development of any such actual embodiment, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art having the benefit of this disclosure.

Portions of the invention and corresponding detailed description are presented in terms of software, or algorithms and symbolic representations of operations on data bits within a computer memory. These descriptions and representations are the ones by which those of ordinary skill in the art effectively convey the substance of their work to others of ordinary skill in the art. An algorithm, as the term is used here, and as it is used generally, is conceived to be a self-consistent sequence of steps leading to a desired result. The steps are those requiring physical manipulations of physical quantities. Usually, though not necessarily, these quantities take the form of optical, electrical, or magnetic signals capable of being stored, transferred, combined, compared, and otherwise manipulated. It has proven convenient at times, principally for reasons of common usage, to refer to these signals as bits, values, elements, symbols, characters, terms, numbers, or the like.

It should be borne in mind, however, that all of these and similar terms are to, be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities. Unless specifically stated otherwise, or as is apparent from the discussion, terms such as “processing” or “computing” or “calculating” or “determining” or “displaying” or the like, refer to the action and processes of a computer system, or similar electronic computing device, that manipulates and transforms data represented as physical, electronic quantities within the computer system's registers and memories into other data similarly represented as physical quantities within the computer system memories or registers or other such information storage, transmission or display devices.

Turning now to the figures, and, in particular, to FIG. 1, a simplified block diagram of a processing line 10 in accordance with one illustrative embodiment of the present invention is provided. The processing line 10 includes a processing tool 20 for processing semiconductor wafers 30 and a metrology tool 40 for measuring output characteristics of some of the wafers 30 processed by the processing tool 20 to measure the efficacy of the process implemented by the processing tool 20 .

A tool state monitor 50 monitors the state of the processing tool 20 by observing the behavior of tool state variables during processes performed by the processing tool 20 . A sampling controller 60 interfaces with the tool state monitor 50 and determines a sampling plan for the metrology tool 40 based on the tool state information provided by the tool state monitor 50 . Although the tool state monitor 50 and sampling controller 60 are illustrated as separate units, they may be combined into a single unit in some embodiments. Also, the metrology tool 40 may be remote from the processing tool 20 as shown, or alternatively, the metrology tool 40 may be integrated with the processing tool 20 (i.e., in situ). Similarly, the sampling controller 60 may also be integrated with the metrology tool 40 and/or the tool state monitor 50 may be integrated with the process tool 20 .

The particular process performed by the processing tool 20 and the particular output characteristic measured by the metrology tool 40 may vary widely. Various illustrative examples will be described in greater detail hereinafter; however, the application of the present invention is not limited to the particulars described in such examples. Rather, the instant invention is applicable to a wide variety of processing tools 20 related or not to semiconductor processing, and the output characteristic measured may be selected from a wide range of output characteristics applicable to the particular product being processed or the particular process being performed.

The sampling controller 60 determines a sampling plan for the metrology tool 40 based on the tool state information provided by the tool state monitor 50 during the processing of a wafer 30 or wafers 30 in the processing tool 20 . Depending on the particular nature of the processing tool 20 , it may process single wafers 30 , a group or lot of wafers 30 , or a plurality of lots of wafers 30 (i. e., a batch). As will be described in greater detail below, the particular sampling plan determined by the sampling controller 60 depends at least in part on the number of wafers 30 processed concurrently.

The tool state monitor 50 collects tool state data during a processing run of the processing tool 20 . One processing run may be distinguished from another based on the tool state data observed during their respective runs. The particular tool state information monitored by the tool state monitor 50 depends on the specific process performed by the processing tool 20 . For example, exemplary tool state data for an etch tool may include pressure, temperature, plasma power, reactant gas flow rates, etc.

The output characteristic measured by the metrology tool 40 to gauge the efficacy of the processing tool 20 may include parameters such as, but not limited to, process layer thickness, critical dimensions (e.g., line width), across-wafer variation, etc. Again, the specific output characteristic measured depends on the nature of the processing tool 20 and the particular process bring performed.

›DETAILED DESCRIPTION OF SPECIFIC EMBODIMENTS · 2 of 3

The tool state monitor 50 monitors one or more tool state variables during the processing run to differentiate between the wafers processed during different processing runs. These tool state variables affect the operation of the processing tool 20 , and thus the results achieved thereby. There need not necessarily be a direct correlation between a particular tool state variable and the quality of the process performed during the run, however, in some embodiments, such a correlation may exist. For example, a relatively constant pressure value may indicate a well-performing etch process, while an increasing pressure may indicate a negative condition.

The tool state monitor 50 passes the tool state data to the sampling controller 60 , which in turn, uses the tool state data to determine a sampling plan for the metrology tool 40 . In a particular example, the processing tool 20 may be an etch tool adapted to etch features, such as trenches or lines, in a process layer. The metrology tool 40 may be configured to measure characteristics of the features, such as depth, width, thickness, etc. The tool state monitor 50 may monitor tool state variables, such as pressure, temperature, plasma power, reactant gas flow, etc., and the sampling controller 60 may determine a sampling plan for the metrology tool 40 based on the observed tool state variable values.

There are various techniques the sampling controller 60 may use to identify situations requiring action based on the tool state data. In one embodiment, the sampling controller 60 may use a control chart technique to identify adverse conditions associated with a single processing run (i.e., a tool state variable value exceeding a predetermined control limit). In a second embodiment, the sampling controller 60 may identify an adverse trend in the tool state data, such as an increasing tool state variable value, or a predetermined number of tool state variable values on one side of an expected value for the tool state variable. In a third embodiment, the sampling controller 60 may compare an observed value for a tool state variable to an expected value for the tool state variable and identify an action condition based on the magnitude of the difference between the observed and expected values.

The sampling controller 60 determines a sampling plan for the metrology tool 40 based on the tool state conditions observed. The tool state variable observations indicate a relatively stable process, the sampling plan may call for a reduced number of wafers to be measured by the metrology tool 40 . On the other hand, if the stability of the process is less clear (e.g., control limit violation, adverse trend, expected vs. observed deviation exceeding a threshold), the sampling controller 60 may institute a sampling plan that calls for increased gathering of metrology feedback data.

In another embodiment, the sampling controller 60 may group the tool state variable values it receives from the tool state monitor 50 into bins based on their magnitudes (i.e., each bin encompasses a range of tool state variable values). Each bin may have its own associated sampling plan. After receiving the tool state data from the tool state monitor 50 , the sampling controller 60 determines which bin encompasses the wafer(s) processed by the processing tool 20 and accesses the predetermined sampling plan for that bin.

The specific detail for the sampling plans may be developed based on historical data collected regarding the characteristics of the wafers in each bin. For example, if a particular bin normally has an associated output characteristic that has been historically stable, the sampling plan may specify that a reduced number of wafers associated with the bin be sampled by the metrology tool 40 . However, if the particular bin has been determined to be less stable or of lower quality, the sampling plan may dictate that an increased number of wafers be measured.

The scale on which the sampling plan is implemented depends on the particular nature of the processing tool 20 . If the processing tool 20 processes single wafers 30 , the sampling plan may specify the frequency at which subsequent wafers 30 processed by the processing tool 20 are measured by the metrology tool 40 . In another embodiment, if the processing tool 20 processes lots or batches (i.e., multiple lots) of wafers 30 , the sampling plan may specify the number of wafers 30 in the current lot or batch that is to be measured. For example, for a lot or batch with a tool state variable value indicating a higher expected degree of stability or quality, the metrology tool 40 may measure 10% of the wafers 30 , while for a lot or batch with a lower expected degree of stability or quality, the metrology tool 40 may measure 30% of the wafers 30 .

Turning now to FIG. 2, a flow diagram of a method for determining a sampling plan based on process and equipment state information in accordance with another illustrative embodiment of the present invention is provided. In block 200 , a plurality of workpieces is processed in a processing tool. In block 210 , a characteristic of selected workpieces is measured in accordance with a sampling plan. In block 220 , at least one tool state variable value is observed during the processing of a particular workpiece in the processing tool. In block 230 , the sampling plan is determined based on the observed tool state variable value.

In general, adaptively changing the sampling plan implemented by the metrology tool 40 , as described above, increases the efficiency of the processing line 10 . For stable processes, the amount of metrology resources expended may be reduced. This reduction increases the throughput of the processing line 10 . In situations where stability is decreased, the amount of metrology data collected may be increased to facilitate better process control and/or fault detection and correction. Changes in the sampling plans may be used to trigger an alert or message to an operator of the processing tool 20 to evaluate the changing conditions and possibly schedule a maintenance task.

›DETAILED DESCRIPTION OF SPECIFIC EMBODIMENTS · 3 of 3

The particular embodiments disclosed above are illustrative only, as the invention may be modified and practiced in different but equivalent manners apparent to those skilled in the art having the benefit of the teachings herein. Furthermore, no limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular embodiments disclosed above may be altered or modified and all such variations are considered within the scope and spirit of the invention. Accordingly, the protection sought herein is as set forth in the claims below.

Claims as granted

34 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

8 codes
IPC · International Patent Classification
Section H — Electricity
  • H01L21/66
  • H01L21/302
USPC · US Patent Classification
438/5216/59438/14216/84156/345.15156/345.24

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomJan 2002Jul 2002Jan 2003Jul 2003Jan 2004Jul 2004Jan 2005USPTOApplicantNon-final rejectionResponse after non-finalNotice of allowance
USPTOApplicanthover for detail · click to open
Pendency
2.9 y
1,071 days filing → grant
Office actions
1
non-final + final
Responses
1
no RCE
Examiner
George A. Goudreau
art unit 1763 · TC 1700
Citations: 5 back · 15 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

⤢ drag to zoom20022004200620082010201220142016201820202022Owner 1
Titlehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock