USPatentGranted
E1

Controllable integrator

Granted 5 Oct 2010 · 14 office actions

Current assignee: MARVELL ASIA PTE, LTD. · originally Marvell Technology Group Ltd.

Law firm: Law firm · Log in to unlock

Attorney: Attorney · Log in to unlock

Inventors: Sehat Sutardja, Pantas Sutardja · Examiner: Kenneth B. Wells · AU 2816 · TC 2800

Application
10/614,084
filed 8 Jul 2003
Publication
Not published
not published
Patent· this page
US RE41792
granted 5 Oct 2010

Life of the patent

22 dated events
⤢ drag to zoom20042006200820102012201420162018202020222024ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

Integrated circuitry for selectively introducing capacitance and for controlling the transconductance transfer function of one or more amplifiers includes concatenated differential amplifiers with one or more pairs of switchable capacitive components differentially connected across outputs of the differential amplifiers to facilitate operation over a wide range of operating frequencies under control of external signals.

Description

7 parts
›Notice: More than one reissue application has been…

Notice: More than one reissue application has been filed for the reissue of U.S. Pat. No. 5 , 805 , 006 . The reissue applications are application Ser. No. 09 / 609 , 007 ( now U.S. Reissue Pat. No. RE 37 , 739 ) , application Ser. No. 09 / 950 , 086 ( now U.S. Reissue Pat. No. RE 38 , 455 ) and application Ser. No. 10 / 614 , 084 ( the present application ) , which is a continuation U.S. Pat. No. RE 37 , 739 , which is a continuation of U.S. Pat. No. RE 38 , 455 , which is a reissue of U.S. Pat. No. 5 , 805 , 006 .

›FIELD OF THE INVENTION

This invention relates to integrators and more particularly to circuitry in an integrated circuit that controls frequency response characteristics over a wide range of frequencies with adjustable capacitance and controllable transconductance.

›BACKGROUND OF THE INVENTION

Circuit components formed in integrated circuits commonly exhibit wide variations in operating characteristics attributable to variations in the semiconductor processes that form the integrated circuit of such components. By traditional design practices, additional or redundant components may be formed in an integrated circuit during the processing phase, and such additional components may thereafter be connected in or out of a circuit using a laser beam to selectively sever connecting links as required to adjust the operating characteristics of the circuit. Alternatively, signal controllable switches may be incorporated into the design of the integrated circuit to selectively connect additional components in response to externally applied control signals. However, such switches are not ideal in that they incorporate appreciable resistance into a circuit in the conductive state which can be detrimental to high frequency operating characteristics of the integrated circuit.

›SUMMARY OF THE INVENTION

In accordance with one embodiment of the present invention, additional capacitive components may be selectively switched into circuit configuration in response to external control signals without introducing significant resistance with the capacitive components. In addition, controllable gain elements may be selectively controlled to amplify the effectiveness of capacitive components in the circuit for a wide range of operating frequency characteristics of the circuit as selectively configured.

›DESCRIPTION OF THE DRAWINGS

FIG. 1 is a circuit diagram of a conventional transconductance integrator;

FIG. 2 is a circuit diagram of one embodiment of the present invention;

FIG. 3 is a graph illustrating the operating characteristics of a transconductance amplifier; and

FIG. 4 is a circuit diagram of another embodiment of the present invention for providing wide dynamic control of operating frequency characteristics of the composite circuitry.

›DETAILED DESCRIPTION OF THE INVENTION · 1 of 2

Referring now to FIG. 1 , there is shown a conventional integrator including a differential pair of gain stages 9 , 11 such as field-effect transistors having control electrodes, or gates, coupled to receive control signals applied to inputs 13 , 15 . The source electrodes, or sources, of the gain stages are coupled together and to a controllable current source 17 , and each of the drain electrodes, or drains, is coupled to a controllable current sources 19 , 21 and to one or more capacitive elements 23 , 25 . The sum of the current sources 19 , 21 is usually set equal to the current from source 17 . Selected ones of the capacitive elements may be coupled to ground, for example, via links that may be removed via laser-beam machining to alter the operating frequency characteristics of the circuit. Alternatively, semiconductor switches may be substituted (not shown) for the links to facilitate control of capacitance in the circuit in response to externally applied signals. However, such semiconductor switches commonly introduce significant resistance along with capacitance thus switched into the circuit, and this adversely affects high frequency operating characteristics of the circuit thus configured.

In accordance with one embodiment of the present invention, one or more differential pairs of capacitive elements are formed for selective connection into the circuit in response to an applied control signal. Specifically, as shown in FIG. 2 , each capacitive element is formed as a pair of gain elements 27 , 29 such as insulated-gate field-effect transistors with source and drain connected in common as one capacitive electrode and with the gate forming another capacitive electrode. The source-drain connections are connected in common to a control switch 31 that may also include a gain element responsive to an applied control signal for switching in or out the differential pair of capacitive components 27 , 29 . Specifically, at low-level applied control signal appearing on control input 33 (representative of the ON condition for NMOS type transistors 27 , 29 ) the source-drain connections form conductive channels in the region of the respective gates in known manner to form capacitive components differentially connected across the outputs of the gain stages 35 , 37 . Thus, for each capacitive component of capacitance C, the differential connection of such components yields C/ 2 capacitance, without the equivalent resistance 39 of a control switch (in the biasing circuit) affecting the capacitance in the circuit thus configured. At high-level applied control signal appearing on control input 33 (representative of the OFF condition for NMOS type transistors 27 , 29 ), wide depletion regions form adjacent the sources-drains, or essentially no channels form in the vicinities of the gates to contribute only a small fraction of the original capacitance introduced into the circuit. One or more banks of differentially connected capacitive components, each controlled by such bias-adjusting switching circuitry, may be provided to facilitate adjustment or control of the frequency response characteristics of the circuit thus configured.

Referring now to FIG. 3 , there is shown a graph of the transfer function of the differential amplifier of FIG. 2 that includes gain elements 35 , 37 and current sources 41 , 43 , 45 connected as shown. Specifically, as the differential of the control voltages 47 , 49 applied to the control electrodes increases, the differential of drain currents I 1 , I 2 (ΔI=I 1 −I 2 ) increases, as shown by the curve 51 . In the semiconductor amplifier circuit of FIG. 2 , the sum of the drain currents 41 , 43 substantially equals the combined current 45 , and reducing these current levels typically alters the transfer function of the semiconductor amplifier, as shown by curve 53 . The range of control voltages 55 over which the transfer function remains substantially linear diminishes with reduced current levels, as illustrated with reference to curve 53 . Thus, at low levels of the combined source currents through current source 45 , the substantially linear range of the transfer function on applied control voltages is narrow, and widens 55 with increased current levels. However, for a given level of the combined currents through source 45 , significant increases in applied signal voltages appearing at inputs 47 , 49 introduces significant non-linearity in the transfer function for operation at applied signal levels beyond the substantially linear range 55 .

In accordance with another embodiment of the present invention, a plurality of amplifiers similar to the amplifier of FIG. 2 are assembled in parallel, as illustrated in FIG. 4 , between the differential inputs 47 , 49 and the differential outputs 57 , 59 . Each of the amplifiers may be selectively controlled, for example, via a controllable current source 45 that conducts the currents from the commonly connected sources in each amplifier. In this way, each of the amplifiers 61 , 63 , 65 may be selectively disabled or enabled to selectively expand the linear range 55 , 55 ′ of the combined transfer function. In addition, with one or more pairs of differentially connected capacitive components 27 , 29 connected across the outputs 57 , 59 , the range of frequencies over which the integrated circuit may be operated can be greatly increased, for example, to over 6:1 for operations at about 40 MHz to about 270 MHz. Additionally, for selected values of capacitance C switched into the circuit in the manner previously described, control of one or more of the current sources in the amplifiers 61 , 63 , 65 may thus be externally controlled to maintain the transconductance (g m ) to capacitance (C) ratio (g m /C) substantially constant over a population of integrated circuits thus configured, and for operation of a particular integrated circuit with selected frequency response characteristics. Of course, various known semiconductor technologies such as bi-polar or NMOS or CMOS processes may be used to form integrated circuits including amplifiers and capacitive components, as described above.

›DETAILED DESCRIPTION OF THE INVENTION · 2 of 2

Therefore, one design of integrated circuit according to the present invention facilitates formation of g m /C integrators operable over a wide range of frequencies, with dynamic responses conveniently controllable by signals that may be internal or external to the integrated circuit.

1 of 7 part labels are ours — the grant heads the rest

Claims

74 · 18 independent · depth 6
1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374
74 granted claims

Classifications

9 codes
IPC · International Patent Classification
Section G — Physics
  • G06G7/184
  • G06F7/64
Section H — Electricity
  • H03G5/10
  • H03G1/00
  • H03F1/04
USPC · US Patent Classification
327/563327/91327/336330/200

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this patent are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoom20042005200620072008200920102011USPTOApplicantNon-final rejectionResponse after finalRequest for continued examinationResponse after non-finalResponse after non-finalResponse after non-final
USPTOApplicanthover for detail · click to open
Pendency
7.2 y
2,646 days filing → grant
Office actions
7
non-final + final
Responses
9
1 RCE
Interviews
3
examiner interview summaries
Examiner
Kenneth B. Wells
art unit 2816 · TC 2800
Citations: 33 back · 0 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Chain of title

⤢ drag to zoomJan 2020Jul 2020Jan 2021Jul 2021Jan 2022Jul 2022Jan 2023Jul 2023Owner 2
Titlehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock

Term & fees

See the term timeline — pendency span, in-force span, the maintenance fees paid and both computed expiry dates.

Log in to unlock

Validity challenges

See the validity challenges on record — reexaminations, IPRs and PGRs, with their institution decisions and outcomes.

Log in to unlock

Citations

See every patent this one cites and every patent that cites it back — publication, assignee, and how each one was found.

Log in to unlock