Apparatus and methods to reduce castouts in a multi-level cache hierarchy
Granted 9 Aug 2011 · 8 office actions
Assignee: Qualcomm Technologies, Inc.
Law firm: Law firm · Log in to unlock
Attorney: Attorney · Log in to unlock
Inventors: Thomas Philip Speier, Thomas Andrew Sartorius, James Norris Dieffenderfer · Examiner: Shawn X Gu · AU 2188 · TC 2100
Life of the patent
16 dated eventsAbstract
Techniques and methods are used to control allocations to a higher level cache of cache lines displaced from a lower level cache. The allocations of the displaced cache lines are prevented for displaced cache lines that are determined to be redundant in the next level cache, whereby castouts are controlled. To such ends, a line is selected to be displaced in a lower level cache. Information associated with the selected line is identified which indicates that the selected line is present in a higher level cache. An allocation of the selected line in the higher level cache is prevented based on the identified information.
Claims
29 · 4 independent · depth 3Classifications
5 codes- G06F12/00
Claim changes
SoonSee which claims were amended, added or cancelled during examination, with every added and removed word marked.
The published claims of this patent are not paired with the granted ones in what we hold.
File wrapper
See the full prosecution history — every USPTO and applicant action on this file, in order.
Log in to unlockTerm & fees
See the term timeline — pendency span, in-force span, the maintenance fees paid and both computed expiry dates.
Log in to unlockPriority chain
1 priority documents›Priority documents — 1
| Type | Document | Date |
|---|---|---|
| related publication | US 20080183967 A1 | 31 Jul 2008 |
Validity challenges
See the validity challenges on record — reexaminations, IPRs and PGRs, with their institution decisions and outcomes.
Log in to unlockCitations
See every patent this one cites and every patent that cites it back — publication, assignee, and how each one was found.
Log in to unlock