USPatentGranted
B2

Display device and method of fabricating the same

Granted 8 Mar 2011 · 2 office actions

Current assignee: Semiconductor Energy Laboratory Co., Ltd. · originally Semiconductor Energy Laboratory

Law firm: Law firm · Log in to unlock

Attorney: Attorney · Log in to unlock

Inventors: Shunpei Yamazaki, Setsuo Nakajima, Yasuyuki Arai, Yasuhiko Takemura · Examiner: James A Dudek · AU 2871 · TC 2800

Life of the patent

3 dated events
⤢ drag to zoomOct 2008Jan 2009Apr 2009Jul 2009Oct 2009Jan 2010Apr 2010Jul 2010Oct 2010Jan 2011Apr 2011Prosecution
Prosecutionhover for detail · click to open

Abstract

A method of fabricating a driver circuit for use with a passive matrix or active matrix electrooptical display device such as a liquid crystal display. The driver circuit occupies less space than heretofore. A circuit (stick crystal) having a length substantially equal to the length of one side of the matrix of the display device is used as the driver circuit. The circuit is bonded to one substrate of the display device, and then the terminals of the circuit are connected with the terminals of the display device. Subsequently, the substrate of the driver circuit is removed. This makes the configuration of the circuit much simpler than the configuration of the circuit heretofore required by the TAB method or COG method, because conducting lines are not laid in a complex manner. The driver circuit can be formed on a large-area substrate such as a glass substrate. The display device can be formed on a lightweight material having a high shock resistance such as a plastic substrate. Hence, a display device having excellent portability can be obtained.

Claims

15 · 3 independent · depth 2
123456789101112131415
15 granted claims

Classifications

3 codes
IPC · International Patent Classification
Section G — Physics
  • G02F1/13
USPC · US Patent Classification
349/187349/190

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this patent are not paired with the granted ones in what we hold.

File wrapper

Pendency
2.3 y
854 days filing → grant
Office actions
1
non-final + final
Responses
1
1 RCE
Examiner
James A Dudek
art unit 2871 · TC 2800
Citations: 94 back · 0 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Term & fees

See the term timeline — pendency span, in-force span, the maintenance fees paid and both computed expiry dates.

Log in to unlock

Priority chain

1 priority documents
›Priority documents — 1
TypeDocumentDate
related publicationUS 20090185130 A123 Jul 2009

Validity challenges

See the validity challenges on record — reexaminations, IPRs and PGRs, with their institution decisions and outcomes.

Log in to unlock

Citations

See every patent this one cites and every patent that cites it back — publication, assignee, and how each one was found.

Log in to unlock