USPatentGranted

Semiconductor device including active matrix circuit

Granted 15 Aug 2000 · no office action yet

Current assignee: Semiconductor Energy Laboratory Co., Ltd. · originally Semiconductor Energy Laboratory

Law firm: Law firm · Log in to unlock

Attorney: Attorney · Log in to unlock

Inventors: Hideomi Suzawa · Examiner: Ngan V. Ngo

Application
165150
filed 2 Oct 1998
Publication
Not published
not published
Patent· this page
US 6,104,051
granted 15 Aug 2000

Life of the patent

3 dated events
⤢ drag to zoom19982000200220042006200820102012201420162018ProsecutionTerm & fees
ProsecutionTerm & feeshover for detail · click to open

Abstract

There is provided a combination of doping process and use of side walls which allows the source and drain of a thin film transistor of an active matrix circuit to be doped with only one of N-type and P-type impurities and which allows the source and drain of a thin film transistor used in a peripheral circuit of the same conductivity type as that of the thin film transistor of the active matrix circuit to include both of N-type and P-type impurities. Also, a thin film transistor in an active matrix circuit has offset regions by using side walls, and another thin film transistor in a peripheral circuit has a lightly doped region by using side walls.

Claims

96 · 30 independent · depth 3
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596
96 granted claims

Classifications

4 codes
USPC · US Patent Classification
257/296257/351257/350257/379

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this patent are not paired with the granted ones in what we hold.

File wrapper

Pendency
1.9 y
683 days filing → grant
Office actions
0
on the grant's record
Examiner
Ngan V. Ngo
art unit —
Citations: 18 back · 0 forward

Term & fees

See the term timeline — pendency span, in-force span, the maintenance fees paid and both computed expiry dates.

Log in to unlock

Validity challenges

See the validity challenges on record — reexaminations, IPRs and PGRs, with their institution decisions and outcomes.

Log in to unlock

Citations

See every patent this one cites and every patent that cites it back — publication, assignee, and how each one was found.

Log in to unlock