USPatent applicationPatented

Synchronized rectifier voltage step down DC-DC converter and control circuit therefor

Granted 5 Aug 2003 · 1 office action

Life of the application

8 dated events
⤢ drag to zoom20022004200620082010201220142016201820202022ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

A DC-DC converter is provided with a calculation circuit which estimates current flowing through a reactor in a control circuit for controlling a switching element and a circulation use element, and the switching element and the circulation use element are controlled by making use of the calculated reactor current value. Thereby, a DC-DC converter which operates in a high efficiency and with low ripple even during a light load condition and realizes a high response performance during load variation is provided.

Description

10 parts
›BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a synchronized rectifier type DC-DC converter and, in particular, relates a voltage step down type DC-DC converter which uses, for example, PWM operation and includes a reverse flow preventing means of such as switching elements and circulating use elements without detecting current value of a reactor, and a control circuit therefor.

2. Conventional Art

A voltage step down synchronized rectifier type DC-DC converter is used as a power source for a variety of information equipment. A variety of techniques for improving conversion efficiency of such devices during light load have been carried out. JP-A-11-235022 (1999) discloses a synchronized rectifier circuit which prevents a reverse flow of reactor current. As shown in FIG. 11, the circuit is constituted by a switching element 51 , a circulation use switching element 52 , a diode 53 , a reactor 3 , a capacitor 4 , a reactor current detection circuit 501 and a control circuit 502 . The reactor current detection circuit 501 monitors the reactor current, and when a tendency toward reverse current is detected, it commands the control circuit 502 to interrupt the circulation use switching element 52 . Further, the reactor current detection circuit 501 comprises, for example, a resistor connected in series with the reactor.

In the conventional power source the reactor current is monitored and when a reverse current flow tends to occur, the circulation use switching element 52 is interrupted to prevent a reverse flow. In this manner, diminution of conversion efficiency under a light load condition may be prevented; however, the circuit requires a detection circuit such as a resistor connected in series with the reactor 3 . Further, in the conventional power source only a reverse flow of the reactor current is prevented, but the current value of the reactor is not controlled; therefore, a ripple in the output voltage during a light load can not be reduced.

›SUMMARY OF THE INVENTION

An object of the present invention is to provide a DC-DC converter and a control circuit which controls the DC-DC converter with a high efficiency and a low ripple during light load conditions without detecting the reactor current or an equivalent thereof, and realizes a high response performance during a load variation.

FIG. 1 shows the structure of a converter according to a first aspect of the present invention, in which main conversion circuit includes a switching element 1 , a circulation use switching element 2 , a reactor (inductance) 3 , a capacitor 4 and an output current detector 5 . This is a synchronized rectifier and voltage step down type converter which converts an input DC voltage to a predetermined output value. A control circuit 200 as shown in FIG. 1 is provided with a calculation circuit which calculates the reactor current from detected values of output voltage and current, and controls the converter operation with the calculated value of the reactor current. According to a first aspect of the present invention, the switching element 1 and the circulation use switching element 2 in the converter can be properly controlled without detecting the reactor current (or equivalent thereof) such as with the reactor and the circulation use switching element. In this manner, the conversion efficiency can be enhanced and the ripple can be reduced.

FIG. 2 shows the structure of a converter according to a second aspect to the present invention. A control circuit 200 a in FIG. 2 is provided with a calculation circuit which calculates a reactor current and a capacitor internal voltage from detected values of the output voltage and current, and controls the converter operation with the calculated value of the reactor current and the calculated value of the capacitor internal voltage. Further, frequency control is performed, which provides an “on” interval for controlling the calculated value of the reactor current in relation to the output current, and an “off” interval for controlling the calculated value of the capacitor internal voltage in relation to a reference potential. According to the structure of the second aspect of the present invention, ripple effects can be reduced during a light load condition and an efficiency enhancement can be realized.

›BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a structural diagram of a converter representing a first embodiment of the present invention;

FIG. 2 is a structural diagram of a converter representing a second embodiment of the present invention;

FIG. 3 is a structural diagram of a converter representing a third embodiment of the present invention;

FIG. 4 is a structural diagram of a converter representing a fourth embodiment of the present invention;

FIG. 5 is a structural diagram of a converter representing a fifth embodiment of the present invention;

FIG. 6 is a diagram showing a structure of a reactor current calculating circuit representing a sixth embodiment of the present invention;

FIG. 7 is a diagram showing a structure of a reactor current calculating circuit representing a seventh embodiment of the present invention;

FIG. 8 is a diagram showing a structure of an output current and capacitor voltage calculating circuit representing a eighth embodiment of the present invention;

FIG. 9 is a view for explaining operation of a converter of the present invention during a normal load condition;

FIG. 10 is a view for explaining operation of a converter of the present invention during a light load condition; and

FIG. 11 is a structural diagram of a conventional art converter.

›DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Hereinbelow, embodiments of the present invention will be explained in detail with reference to the drawings.

›Embodiment 1

FIG. 1 shows the structure of an embodiment of a converter according to the present invention. In FIG. 1, numeral 1 is a switching element, 2 a circulation use switching element, 3 a reactor, 4 a capacitor, 5 an output current detector and 200 a control circuit. The main converter circuit thereof is a synchronized rectifier type converter in which, between DC input terminals P and N, the switching element 1 and the circulation use switching element 2 are connected in series. The reactor 3 and the capacitor 4 are connected in series between the junction of the switching element 1 and the circulation use switching element 2 , and a low potential terminal N of DC input.

The control circuit 200 detects the output voltage and the output current, controls the switching element 1 and the circulation use switching element 2 , converts a DC voltage applied between the input terminals P and N into a desired DC voltage and outputs the same at the output terminals P and N. The control circuit 200 is provided with a reference voltage 201 , an error amplifier (hereinbelow abbreviated as EA) 202 , a current comparator (hereinbelow abbreviated as CC) 203 , a reactor current calculation circuit (hereinbelow abbreviated as L current calculation circuit) 204 , an oscillation circuit (hereinbelow abbreviated as OSC) 205 , a reactor current level detection circuit (hereinbelow abbreviated as L current level detection circuit) 206 , an OR circuit 207 , a drive signal forming circuit (hereinbelow abbreviated as signal 1 circuit) 208 for the switching element 1 , a delay circuit 209 , a drive signal forming circuit (hereinbelow abbreviated as signal 2 circuit) 210 for the circulation use switching circuit 2 , a driver (hereinbelow abbreviated as driver 1 ) 211 for the switching element 1 and a driver (hereinbelow abbreviated as driver 2 ) for the circulating use switching element 2 .

FIG. 9 shows a set of graphs for explaining operation of FIG. 1 during a normal load condition. The error amplifier 202 compares the detected output voltage with the reference voltage 201 , forms an error signal S 202 and applies the same to the current comparator 203 . The reactor current calculation circuit 204 , which is provided with the detected output voltage and output current, performs a calculation to estimate current flowing in the reactor 3 as shown in FIG. 6 (explained later), and applies a calculated reactor current signal S 204 to the current comparator 203 and to the reactor current level detection circuit 206 .

The current comparator 203 compares the error signal S 202 and the calculated value S 204 as shown in FIG. 9, forms a reset signal S 203 at a time point t 3 when the calculated reactor current signal S 204 exceeds the error signal S 202 , and outputs it to the signal 1 circuit 208 via the OR circuit 207 . The oscillation circuit 205 , which has a fixed frequency, outputs a signal S 205 - 1 at time point t 1 , a signal S 205 - 2 at time point t 2 delayed by time td from t 1 and a signal S 205 - 3 at time point t 3 max (which determines the maximum current conducting interval) and applies them respectively to the signal 2 circuit 210 , the signal 1 circuit 208 and the OR circuit 207 .

The signal 1 circuit 208 forms a signal S 208 which is turned on by the signal S 205 - 2 and is turned off by the signal S 203 or S 205 - 3 applied from the OR circuit 207 , and drives the switching element 1 via the driver 211 for the switching element 1 .

The signal 2 circuit 210 forms a signal S 210 which turns on at time point t 4 delayed by time td following the ending of the signal S 208 at time point t 3 , and is turned off by a signal S 205 - 1 at time point t 5 , which is delayed by a one cycle from t 1 as shown in FIG. 9 . This signal S 210 drives the circulation use switching element 2 via the driver 212 for the circulation use switching element 2 . The L current level detection circuit 206 applies the signal S 206 to the signal 2 circuit 210 when the level of the calculated value S 204 is less than a predetermined value, for example, at time point t 8 x as shown in FIG. 9 and turns off the output signal S 210 .

According to the converter of the present embodiment using the control circuit 200 , the output voltage control can be performed by the current value calculated by the L current calculation circuit, thereby, a stable DC power can be output, further, a reverse current preventing control of the circulation use switching element can also be performed, thereby, the conversion efficiency can be enhanced.

›Embodiment 2

FIG. 2 shows a converter of the present embodiment. In FIG. 2, the circuit constitutional elements designated by the same reference numerals as in FIG. 1 are the same constitutional elements as in FIG. 1 and operate in the same manner.

Differences of FIG. 2 control circuit 200 a from FIG. 1 control circuit 200 are that the reactor current calculation circuit 204 is replaced by an L current C voltage calculation circuit 204 a , the oscillation circuit 205 is replaced by an oscillation circuit 205 a and the OR circuit 207 is replaced by an OR circuit 207 a ; in addition, a comparing circuit 220 and a current comparing circuit 221 are newly added. The control circuit 200 a of the present embodiment operates in the same manner as the control circuit 200 of the first embodiment when the output current is above the predetermined value.

The L current C voltage calculation circuit 204 a calculates the reactor current and the capacitor internal voltage, and outputs an L current signal S 204 a - 1 and a C voltage signal S 204 a - 2 which will be explained later with reference to FIG. 6 . The signal S 204 a - 1 is applied to the current comparator 203 , the L current level circuit 206 and the current comparing circuit 221 , and the signal S 204 a - 2 is applied to the comparing circuit 220 . The current comparing circuit 221 compares the L current value S 204 a - 1 with a processed value determined by multiplying the output current by a predetermined rate of n times, forms a signal S 221 at time point t 3 when the signal S 204 a - 1 exceeds the processed value and applies the same to the signal 1 circuit 208 via the OR circuit 207 a to turn off the signal S 208 . At time point t 4 when the L current falls below the predetermined value the signal S 210 is turned off so as to prevent a reverse current flow of which operation is as same as one at time point t 8 x as shown in FIG. 9 .

The comparing circuit 220 compares the signal S 204 - 2 with the reference voltage 201 , forms a signal S 220 at time point t 43 when the signal S 204 - 2 drops below the reference voltage and applies the same to the oscillation circuit 205 a . The oscillation circuit 205 a changes over an internal trigger signal of a fixed frequency for forming the signal S 205 - 1 into the signal S 220 at time point t 43 when the output current is below a predetermined value to make the frequency variable as shown in FIG. 10 .

According to the present embodiment using the control circuit 220 a , a stable DC power is output through an output voltage control corresponding to the first embodiment. When the output current is above the predetermined value, and when the output current is below the predetermined value, the amplitude of the reactor current is controlled depending on the load value and the operation is performed at a frequency so as to keep the output voltage at the predetermined value. In this manner, a low ripple and high response performance can be obtained and a converter with a high efficiency can be realized. Further, the predetermined rate n forming the processed value from the output current of the current comparing circuit 221 can be varied depending on the output current to thereby realize a further lower ripple and a higher response performance.

›Embodiment 3

FIG. 3 shows a converter of another embodiment. In FIG. 3, the circuit elements designated by the same reference numerals as in FIG. 2 are the same as those in FIG. 2 and perform the same operations. Differences of FIG. 3 control circuit 200 b from FIG. 2 control circuit 200 a are that the L current C voltage calculation circuit 204 a is replaced by an L current calculation circuit 204 b , the input signal is replaced by an input current which is detected from the output current with a detector 5 a and a reactor input voltage (hereinbelow abbreviated as L input voltage) is added.

The reactor current calculation circuit 204 b calculates reactor current (hereinbelow abbreviated as L current) from a reactor voltage determined by the reactor input voltage and output voltage and the input current, and outputs a signal S 204 a - 1 . The signal S 204 a - 1 of the calculated L current value, like the control circuit 200 a in FIG. 2, is applied to the current comparator 203 and the current comparing circuit 221 , and also to an output current and capacitor internal voltage calculation circuit (hereinbelow abbreviated as output current C voltage calculation circuit) 204 c . The output C voltage calculation circuit 204 c calculates the output current and the capacitor voltage from the signal S 204 a - 1 and the output voltage, and outputs signals 204 a - 2 and 204 c - 1 . The signal S 204 a - 2 of the calculated capacitor voltage value is applied, like the control circuit 200 a , to the comparing circuit 220 . The signal S 204 c - 1 of the calculated output current value is applied, like the control circuit 200 a , to the current comparing circuit 221 and the oscillation circuit 205 a . The present embodiment using the control circuit 200 b performs a control which is similar to that of the second embodiment converter, with the only difference being the detection signal and the calculation circuit from the control circuit 200 a.

›Embodiment 4

FIG. 4 shows a converter of another embodiment. In FIG. 4, the circuit elements designated by the same reference numerals as in FIG. 2 embodiment are the same as those in FIG. 2 and perform the same operations. The differences of FIG. 4 control circuit 200 c from FIG. 2 control circuit 200 a are that the L current level detection circuit 206 is replaced by an L current level detection circuit 206 a , and as the driver 211 for the switching element 1 a plurality of drivers 211 - 1 211 -n, as the driver 212 for the circulation use switching element 2 a plurality of drivers 212 - 1 212 -n, further, as the switching element 1 in the main circuit n pieces of switching elements 1 - 1 1 -n and as the circulation use switching element 2 n pieces of circulation use switching elements 2 - 1 2 -n are respectively provided.

The L current level detection circuit 206 a detects reactor current level, forms a signal S 206 - 2 for selecting the switching elements 1 - 1 1 -n and 2 - 1 2 -n which are caused to operate depending on the load condition and selects drivers 211 - 1 211 -n and 212 - 1 212 -n performing operation correspondingly. The converter of the present embodiment using the control circuit 200 c increases or decreases the number of drivers and switching elements to be driven depending on the load, thereby, the efficiency under a light load region is enhanced.

FIG. 5 shows a converter of still a further embodiment. In FIG. 5, the circuit elements designated by the same reference numerals as in FIG. 2 the same as those in FIG. 2 and perform the same operations. The differences of FIG. 5 control circuit 200 d from FIG. 2 control circuit 200 a are that the L current level detection circuit 206 is replaced by an L current level detection circuit 206 b , and an output current level detection circuit 222 , an AND circuit 223 , an INV circuit 225 and a series dropper driver 224 are newly provided. Further, an additional switching element 1 a is in addition provided in the main circuit.

The L current level detection circuit 206 b detects a reactor current level and outputs a signal S 206 - 3 during a light load condition. The output current level detection circuit 222 detects an output current level and outputs a signal S 222 during a light load condition. The AND circuit 223 outputs a signal S 223 when the signals S 206 - 3 and S 222 are applied thereto, and applies the same to the INV circuit 225 and the series dropper driver 224 . The INV circuit 225 outputs a signals 225 when the signal S 223 is applied thereto, and stops drive operation of the driver 211 for the switching elements 1 and the driver 212 for the switching element 2 .

When the signal S 223 is applied, the series dropper driver 224 drives the switching element 1 a by making use of the signal S 202 applied from the error amplifier 202 and performs a series dropper operation. The converter of the present embodiment using the control circuit 200 d performs a series dropper operation during a light load condition to thereby enhance the efficiency.

Further, in the present embodiment such as the operation drivers 211 - 1 211 -n and 212 - 1 212 -n and the switching elements 1 - 1 1 -n and 2 - 1 2 -n as shown in FIG. 4 can also be introduced thereby to enhance the efficiency over a broad load range. Further, the connecting terminal of the output current detector 5 is not limited to the side of the output terminal P, but can be changed to the side of the output terminal N.

›Embodiment 6

FIG. 6 shows a structure of a reactor current calculation circuit of a further embodiment. In FIG. 6, 301 , 303 and 307 are subtracters, 302 a coefficient circuit, 304 an integration circuit, 305 a correction circuit and 306 an averaging circuit. The reactor current calculation circuit detects an output voltage Vc and an output current Iout and calculates a reactor current and a capacitor internal voltage Vco. Herein, the capacitance of the capacitor is assumed as C and the resistance component thereof as Rc. A difference between Vco and Vc is determined by the subtractor 301 . The determined value corresponds to the product of the resistance component Rc and the capacitor current Ic. When passing the output value of the subtractor 301 through the coefficient circuit 302 having the gain of 1/Rc, Ic is obtained. The difference between the output current Iout and Ic is determined by subtractor 303 , and thereby L current is obtained.

Further, when integrating Ic by the integrator 304 having the gain of 1/C after passing through the correction circuit 305 , the capacitance internal voltage Vco can be obtained. Because the polarity of the signals which the subtracters deal depends on designated polarities of the respective signals, if the polarity of the signals is reversed the result will be of course different.

The correction circuit 305 determines an average value of Ic through the averaging circuit 306 and determines a difference between Ic and the determined average value, and corrects the steady state value of C voltage with Ic by nulling the steady state value of the capacitor charging and discharging current. In this manner, without directly detecting the reactor current and capacitor internal voltage, the same are determined through calculation and are used for control. Further, it is also possible to modify the circuit so that the steady state value of the capacitor charging and discharging current in the correction circuit 305 and the steady state value of the difference between Vc and Vco are rendered zero.

›Embodiment 7

Finally, FIG. 7 shows a structure of a reactor current calculation circuit of another embodiment. In FIG. 7, 311 is a subtractor, 312 an integrator, 313 a hold circuit, 314 an adder and 315 a coefficient circuit. FIG. 7 calculation circuit, as shown in FIG. 3, detects a reactor voltage VL and a power source current and calculates a reactor current. Herein, reactance of the reactor is assumed as L and the resistance component thereof is assumed as RL. The subtractor 311 subtracts the voltage drop VRL of the reactor resistance from the reactor voltage VL and determines a voltage applied to L. The integrator 312 integrates the output of the subtractor with the gain of 1/L for one cycle of the switching such as from time points t 2 and t 6 and determines a ripple current flowing through the reactor.

The hold circuit 313 holds the current value It 2 of the power source at the switching cycle starting time point such as t 2 and t 6 . The adder 314 determines L current by adding the ripple current to the power source current value It 2 . The coefficient circuit 315 determines the voltage drop VRL of the resistance component from the L current and applies the same to the subtractor 311 . In this manner, without directly detecting the reactor current, the latter current is determined through calculation and is used for control.

FIG. 8 shows the structure of an output current capacitor voltage calculation circuit of the present embodiment. In FIG. 8, 301 is a subtractor, 302 a coefficient circuit, 321 an adder, 304 an integrator, and 305 a correction circuit. The circuit elements in FIG. 8 designated by the same reference numerals as those in FIG. 6 are the same and operate in the same manner. The adder 321 adds the calculated L current value determined in FIG. 7 or the current detection value to the capacitor current Ic determined by calculation and determines the output current. The functions and operation of the capacitor voltage and the correction circuit are the same as in FIG. 6 . Thereby, without directly detecting such as the output current and the capacitor internal voltage, such is determined through calculation and the same is used for the control.

Further, although the switching element and the circulation use switching element are constituted separately from the control circuit in the embodiments of FIGS. 1-5, they can be constituted integrally. In that case, both the size and cost of the converter can be reduced. Further, in the embodiments, the output current detector is provided at the side of the output terminal P, but can be provided at the side of output terminal N. Still further, such as correction and adjustment of circuit constants can be performed through application of external signals, and a part of the control elements can be constituted in digital elements.

According to the present invention, the reactor current and the capacitor internal voltage can be determined through calculation without directly detecting the same. IN this manner, a control circuit and a converter circuit are realized in which, by making use of these calculated values, ON/OFF control for switching elements, reverse current preventing control for circulation use switching elements and current control and frequency control which is adaptable to load can be realized. Therefore efficiency is enhanced, a ripple is reduced and a high speed response performance of a converter can be realized.

The foregoing disclosure has been set forth merely to illustrate the invention and is not intended to be limiting. Since modifications of the disclosed embodiments incorporating the spirit and substance of the invention may occur to persons skilled in the art, the invention should be construed to include everything within the scope of the appended claims and equivalents thereof.

Claims as granted

22 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

7 codes
IPC · International Patent Classification
Section H — Electricity
  • H02M7/21
  • H02M3/155
  • H02M3/158
USPC · US Patent Classification
363/17363/132323/284323/282

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomOct 2001Jan 2002Apr 2002Jul 2002Oct 2002Jan 2003Apr 2003Jul 2003Oct 2003USPTOApplicantNon-final rejectionResponse after non-finalNotice of allowance
USPTOApplicanthover for detail · click to open
Pendency
1.7 y
613 days filing → grant
Office actions
1
non-final + final
Responses
1
no RCE
Examiner
Rajnikant B. Patel
art unit 2838 · TC 2800
Citations: 7 back · 12 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

⤢ drag to zoom20022004200620082010201220142016201820202022Owner 1
Titlehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock