Method and apparatus for generating parity for communication between a physical layer device and an ATM layer device

Asynchronous transfer mode (ATM) communication systems are widely used for network communications. In general, ATM communication protocols involve logical stacks having several layers including a physical layer as the lowest layer. The ATM physical layer typically involves the movement of cells between source and target physical layer devices. The cells are often moved across a bus in smaller parallel sets of data. When the data reaches the target device, the cell is reconstructed and then sent up the stack to its final destination.

One example of an ATM physical layer protocol is the UTOPIA 2 protocol. Devices can use UTOPIA 2 protocol and a UTOPIA 2 bus to move data between the physical layer and an ATM layer device. An ATM layer device can comprise, for example, a UTOPIA 2 master device. In UTOPIA 2 protocol, data is moved from an initial physical layer device, to a UTOPIA 2 master device, and then to a target device. In such a protocol, the UTOPIA 2 master can check for parity on the data received by the UTOPIA 2 master. However, some physical layer devices do not have the ability to generate parity for the transmitted data.

In accordance with the present invention, a method and apparatus for generating parity for communication between a physical layer device and an ATM layer device is disclosed that provides significant advantages over prior developed systems.

According to one aspect of the present invention, a method for generating parity for data transmitted between a physical layer device and an ATM layer device is provided. The method comprises monitoring a data bus for data comprising an ATM cell transmitted from a physical layer device to an ATM layer device. The method further comprises verifying the header error check of the ATM cell, generating parity for the ATM cell, and providing the parity to the ATM layer device if the header error check is correct.

In one embodiment, the method also includes monitoring an address bus to identify that the physical layer device requires parity to be generated.

In another embodiment, the method further includes setting an error signal if the header error check is incorrect.

According to another aspect of the present invention, an apparatus is provided for generating parity for data transmitted between a physical layer device and an ATM layer device. The apparatus comprises an interface coupled to a data bus. The interface is operable to monitor the data bus for data comprising an ATM cell transmitted from a physical layer device to an ATM layer device. The apparatus further comprises a controller coupled to the interface. The controller is operable to verify the header error check of the ATM cell and generate parity for the ATM cell. A parity output is coupled between the controller and the ATM layer device. The parity output can provide the parity to the ATM layer device if the header error check is correct.

It is a technical advantage of the present invention that it provides parity for physical layer devices that do not have the capability to generate parity when communicating with an ATM layer device.

It is a further technical advantage of the present invention that it provides an additional path integrity check for data communicated between physical layer devices and an ATM layer device.

Other technical advantages should be apparent to one of ordinary skill in the art in view of the specification, claims, and drawings.

A more complete understanding of the present invention and advantages thereof may be acquired by referring to the following description taken in conjunction with the accompanying drawings, in which like reference numbers indicate like features, and wherein:

FIG. 1 is a block diagram of one embodiment of a system including a controller for generating parity according to the present invention; and

FIG. 2 is a logic diagram of one embodiment of a method for generating parity for communication between a physical layer device and an ATM layer device according to the present invention.

FIG. 1 is a block diagram of one embodiment of a system, indicated generally at 10 , that includes a controller 14 for generating parity according to the present invention. A bus master 18 is coupled to physical layer devices (PHYs) 22 and 24 via address bus 28 and data bus 32 . Bus master 18 is further coupled to PHYs 22 and 24 and controller 14 via enable 62 . Bus master 18 is one example of an ATM layer device. The present embodiment is described with respect to bus master 18 , but those skilled in the art will recognize operability with other ATM layer devices. Parity line 34 is coupled between PHY 24 and bus master 18 . In the embodiment of FIG. 1, PHY 22 is not coupled to parity line 34 . Controller 14 is coupled to address bus 28 , data bus 32 , and parity line 34 . Controller 14 includes an interface 35 coupled to data bus 32 , a parity output 37 coupled to parity line 34 , and an address interface 36 coupled to address bus 28 . Controller 14 and each component can comprise, for example, a complex programmable logic device (CPLD) programmed to operate as described below.

In one implementation, system 10 can comprise a system operating on a UTOPIA 2 bus. In such an embodiment, bus master 18 can comprise a UTOPIA 2 bus master. Physical layer devices 22 and 24 could comprise UTOPIA 2 bus slaves. Address bus 28 can comprise a 5 bit address bus, and data bus 32 can comprise a 16 bit data bus.

In operation, system 10 could reside, for example, on a network interface card of an Asynchronous Transfer Mode (ATM) network. PHY 24 could include an interface to a Digital Subscriber Line (XDSL) modem, such as described by patent application entitled “RECEIVE AND TRANSMIT BLOCKS FOR ASYNCHRONOUS TRANSFER MODE (ATM) CELL DELINEATION”, by Hann, et al, filed Aug. 14, 1998. PHY 22 could comprise an OC 3 framer. PHY 22 and PHY 24 both communicate data to bus master 18 . Furthermore, bus master 18 includes an input for parity line 34 . Bus master 18 sets enable 62 to “low” to indicate that a physical layer device is permitted to transmit data on the bus. PHY 24 is coupled to parity line 34 and can generate parity for data transferred between PHY 24 and bus master 18 . However, PHY 22 lacks a similar capability.

Further in operation, controller 14 through interface 35 monitors data bus 32 and address bus 28 through address interface 36 . As data is transferred from PHY 24 or PHY 22 to bus master 18 , controller 14 can identify the data when enable 62 is “low.” The data can comprise, for example, ATM cells which include a header portion. The header portion generally includes a header error check (HEC). The HEC can be a cyclic redundancy code (CRC) of the first four bytes placed in the fifth byte of the header. Thus, as ATM cells are transferred between PHYs 22 and 24 and bus master 18 , controller 14 verifies the HEC of each cell. Controller 14 can do so, for example, by computing a CRC over the first four bytes of the header, and comparing this computed CRC with the CRC in the fifth byte of the header. If controller 14 detects bad data based upon this comparison, controller 14 can set an error signal (not shown in FIG. 1 ).

In addition, controller 14 can, when necessary, generate parity and provide parity on parity line 34 through parity output 37 . For example, controller 14 can recognize when a predetermined physical layer device needs parity to be generated. In the example of FIG. 1, PHY 22 is such a physical layer device. Controller 14 can recognize when parity is necessary by monitoring address bus 28 through address interface 36 . If the signals on address bus 28 indicate that PHY 22 is the transmitter of data on data bus 32 , controller 14 can, in addition to verifying the HEC on the data, generate parity for the data. If the HEC is correct, controller 14 provides correct parity to bus master 18 on parity line 34 . In addition, controller 14 can set incorrect parity on parity line 34 if the HEC is incorrect. Bus master 18 will then discard the data because of bad parity.

It is a technical advantage of the present invention that it provides parity for physical layer devices that do not have the capability to generate parity when communicating with a bus master device.

It is a further technical advantage of the present invention that it provides an additional path integrity check for data communicated between physical layer devices and a bus master device.

FIG. 2 is a logic diagram of one embodiment of a method for generating parity for communication between a physical layer device and an ATM layer device according to the present invention. Enable 62 , address bus 28 , and data bus 32 are inputs into a controller operating according to the method of the present invention.

At block 40 , data on data bus 32 is monitored and HEC is verified for an ATM cell if enable 62 is “low.” For example, HEC can be verified by computing a CRC over the first four bytes of the header of the ATM cell and by comparing this computation with the CRC in the fifth byte of the ATM cell header. If an error is detected, error signal 42 is set. At block 44 , parity for the data received is generated if enable 62 is “low.” At block 48 , the method determines if good or bad parity will be delivered to the bus master device on parity line 34 . If an error is detected at block 40 , block 48 will select as an output the lower path, meaning parity is inverted when supplied to block 52 . If no error is detected at block 40 , block 44 will provide good parity to block 52 .

In the embodiment of FIG. 2, parity is only provided on parity line 34 under predetermined conditions. Specifically, at block 56 , the address on address bus 28 is compared to a predetermined address 58 . Predetermined address 58 corresponds to a physical layer device that requires parity to be generated. The results of block 56 is further “anded” at block 60 with inverted enable 62 . If enable 62 is “low”, meaning data is properly transmitted on the bus, and the output of block 56 indicates a correct address, the output of block 60 enables the output of block 52 . This, in turn, allows the parity provided at block 48 to be provided to bus master via parity line 34 .

Although the present invention has been described in detail, it should be understood that various changes, substitutions and alterations can be made thereto without departing from the spirit and scope of the invention as defined by the appended claims.