USPatent applicationPatented

Conductive pattern producing method

Granted 7 May 2002 · 2 office actions

Current assignee: Semiconductor Energy Laboratory Co., Ltd. · originally Semiconductor Energy Laboratory

Law firm: Law firm · Log in to unlock

Attorney: Attorney · Log in to unlock

Inventors: Akira Mase · Examiner: Allan R. Kuhns · AU 1732 · TC 1700

Application· this page
8219853
filed 30 Mar 1994
Publication
Not published
not published
Patent
US 6,383,327
granted 7 May 2002

Life of the application

9 dated events
⤢ drag to zoom19941996199820002002200420062008201020122014ProsecutionTerm & fees
ProsecutionTerm & feeshover for detail · click to open

Abstract

An improved method of forming an electrode pattern on a substrate is described. The substarate is coated with a first conductive film and subjected to baking. On the first conductive film is then overlied a second conductive film which mends possible fissures of the first conductive film which, besides, would produce open circuits in the pattern.

Description

5 parts
›This application is a Continuation of Ser. No…

This application is a Continuation of Ser. No. 07/807,747 filed Dec. 17, 1991, now abandoned, which itself was a continuation of Ser. No. 07/442,453 filed Nov. 30, 1989 (abandoned), which was a continuation of Ser. No. 07/136,567 filed Dec. 22, 1987 (abandoned).

›BACKGROUND OF THE INVENTION

This invention relates to a conductive pattern producing method, and more particularly, relates to an improvement for conductive pattern producing method which makes the pattern thus produced by the method more credible.

Heretofore, the interest of operators in manufacturing liquid crystal devices which comprise a pair of glass substrates and electrode pattern including addressing lines and signal lines for producing a matrix arrangement, is directed to how to form a pattern on the substrates without defects and with a high reliability of the pattern. Also the device generally includes an IC chip for driving the liquid crystal device. The facilitation and credibility of the connection between the IC chip and the pattern is always in question. Particularly, where a pattern is formed on a glass substrate, fissures are likely to occur in the pattern which cause disconnections or leaks in circuitry.

›SUMMARY OF THE INVENTION

It is therefore an object of the invention to provide a method for producing a credible pattern.

In order to accomplish the object of the invention, patterns are manufactured with double-layered film.

›BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1 (A) to 1 (D) are cross-sectional views showing a method of manufacturing a conductive pattern in accordance with the present invention.

FIGS. 2 (A) and 2 (B) are a plan view and cross-sectional partial view showing a pattern formed in accordance with the present invention.

FIGS. 3 (A) and 3 (B) are cross-sectional partial views showing contact portions between IC chips and conductive patterns in accordance with the present invention.

FIGS. 4 (A) and 4 (B) are graphical diagrams of temperature curves which are used in methods in accordance with the present invention.

FIGS. 5 (A) to 5 (C) are cross-sectional views showing a method in accordance with the present invention.

FIG. 6 is a cross sectional view showing the contact portion between an IC chip and the conductive pattern produced by the method as illustrated in FIGS. 5 (A) to 5 (C).

›DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring to FIGS. 1 (A) to 1 (D), a method of forming a conductive pattern on a substrate for mounting thereon an IC chip in accordance with the present invention is shown. On a glass substrate 1 for liquid crystal device, only a portion of which is illustrated in the figures, a conductive pattern is formed by offset screen printing with a conductive paste (FIG. 1 (A)). The conductive paste for the pattern is prepared by mixing, with an oil emulsion, “cover silver paste” (Prod No. 61900234) distributed by Detmeron, a West German company. The thickness of the pattern is 10 microns. Then, the substrate is baked in a nitrogen atmosphere in accordance with a temperature curve shown in FIG. 4 (A), so that a contact region 2 a and a sintered region largely consisting of silver (FIG. 1 (B)) are formed. Also, on a portion of the pattern, another pattern is formed in the same manner by printing and baking (FIGS. 1 (C) and 1 (D)) to create a thick portion. The thickness of the thick portion is 30 microns after baking. Instead of printing, the pattern can be formed of ITO by sputtering with a good contact and a good conductivity. FIGS. 2 (A) and 2 (B) are plan view and a cross-sectional view showing the whole pattern on the substrate formed as explained above.

After the formation of the pattern, a transparent adhesive of epoxy resin mixed with Ni particles having 15 μm in average diameter is applied to the surface of the substrate which is to face the bottom surface and the electrode pads of an IC. The Ni particles are added into the epoxy resin adhesive at 50 mg per each 5 g of the adhesive. Then, the IC chip is mounted on the substrate with its aluminium pads contacting corresponding pads of the thick portion of the pattern, and the epoxy resin is hardened at 180° C. while pressing the IC against the substrate for 20 minutes with a force of 3 Kg using a jig. During the mounting of the IC chip, the alignment of the pads of the IC chip with the pattern on the substrate is checked by viewing both from the bottom of the substrate through the transparent resin.

A resin which can be cured by a UV light may be also used as the adhesive. In this alternative, the resin is irradiated with a UV light through the transparent substrate.

FIG. 3 (A) is a partial cross section view showing the contact of the IC chip 5 with the substrate 1 after the hardening of the epoxy adhesive 7 . The distance between the A1 pad 8 and the top of the thick portion 3 is designed to be 3 microns in which Ni particles 6 are caught therebetween, making the resistance of the contact. Other particles contained in the epoxy resin 7 are situated between the IC chip and the substrate with 30 microns in distance, and do not damage the IC chip and the pattern 2 on the substrate 1 . The area of the thick portion is preferably smaller than that of the corresponding pad of the pattern.

Next, a second embodiment of the invention is described. After the formation of the pattern by printing and baking in the same manner as the pattern 2 of the preceding embodiment, a thick portion 3 is formed by coating the prescribed portion with DAP1 (No.61901143), a conductive adhesive distributed by Detmeron. Then, the IC chip is mounted on the substrate with its aluminium pads contacting corresponding lands of the thick portion of the pattern and pressed against the substrate with a jig, and the substrate is baked in accordance with the temperature curve shown in FIG. 4 (B). FIG. 3 (B) is a cross sectional view showing the electrical connection between the IC chip and the pattern in accordance with this embodiment. By this embodiment, the method of the present invention has the advantage that few processing steps are required for mounting an IC chip and making the necessary contact with the IC chip.

Referring to FIGS. 5 (A) to 5 (C), a third embodiment of the invention is illustrated. In FIG. 5 (A), a glass substrate 1 is coated by printing with a conductive paste consisting of Cu particles dispersed in a phenol resin, in order to form a prescribed pattern 11 including electrode lines for making contact with counterpart pads of the IC chip. The average diameter of the Cu particle is 5-10 microns. This conductive paste coating is then baked at 60° C. for 10 minutes and becomes thin by shrinking. The baked layer 11 might have a fissure 12 .

Then, another layer 13 of the Cu conductive paste is super-imposed over the layer 11 by printing on the baked Cu layer as shown in FIG. 5 (B). The overlying Cu layer is also baked at 60° C. for 10 minutes. The fissure 12 is mended by this overlying pattern. The dispersion of the double-layered pattern in thickness is about 30 microns. The double-layered pattern is then pressed to produce an even top surface 14 . The thickness of the double-layered pattern becomes about 20 microns after pressing. The second layer 13 can function as a complete pattern for the circuitry even without first layer 11 . On the pattern is mounted an IC chip whose electrode pads which the patterns are given Au bumps by plating and the IC chip is pressed against the substrate with an adhesive resin securing the IC chip in place.

Numerous characteristics, advantages, and embodiments of the invention have been described in detail in the foregoing description with reference to the accompanying drawings. However, the disclosure is illustrative only and the invention is not limited to the precise illustrated embodiments. Various changes and modifications may be effected therein by one skilled in the art without departing from the scope or spirit of the invention.

1 of 5 part labels are ours — the grant heads the rest

Claims as granted

23 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

10 codes
IPC · International Patent Classification
Section G — Physics
  • G02F1/13
  • G02F1/1343
  • G02F1/1345
Section H — Electricity
  • H05K3/24
  • H05K1/09
  • H10P95/00
USPC · US Patent Classification
156/291438/61329/83229/846

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoom199419951996199719981999200020012002USPTOApplicantNon-final rejectionFinal rejectionAdvisory actionNotice of allowance
USPTOApplicanthover for detail · click to open
Pendency
8.1 y
2,960 days filing → grant
Office actions
2
non-final + final
Responses
2
no RCE
Appeals
2
notices of appeal
Examiner
Allan R. Kuhns
art unit 1732 · TC 1700
Citations: 23 back · 20 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

No assignments have been recorded for this application yet.