Image sensing device and operating method thereof

This application claims priority under 35 U.S.C. § 119 to Korean Patent Application No. 10-2020-0031893, filed on Mar. 16, 2020, the disclosure of which is incorporated herein by reference in its entirety.

1. Field

Various embodiments of the present disclosure relate to a semiconductor design technique, and more particularly, to an image sensing device and an operating method thereof.

2. Description of the Related Art

Image sensing devices capture images using the property of a semiconductor which reacts to light. Image sensing devices may be roughly classified into charge-coupled device (CCD) image sensing devices and complementary metal-oxide semiconductor (CMOS) image sensing devices. Recently, CMOS image sensing devices are widely used because CMOS image sensing devices allow both analog and digital control circuits to be directly implemented on a single integrated circuit (IC).

Various embodiments of the present disclosure are directed to an image sensing device that may easily remove background light when generating a depth information signal based on a time of flight (ToF) technology, and an operating method of the image sensing device.

In accordance with an embodiment, an image sensing device may include: a light detection circuit coupled between a low voltage terminal and a first node; a first transmission circuit coupled between the first node and a second node, and suitable for transmitting first charges, which are generated from the light detection circuit, to the second node during a first time period in which emitted light is emitted to a subject; a storage circuit coupled between the second node and a third node; a first coupling circuit coupled between the third node and a high voltage terminal, and suitable for electrically coupling the high voltage terminal to the third node during the first time period; a second transmission circuit coupled between the third node and the first node, and suitable for transmitting second charges, which are generated from the light detection circuit, to the third node during a second time period in which the emitted light is not emitted to the subject; and a second coupling circuit coupled between the second node and the high voltage terminal, and suitable for electrically coupling the high voltage terminal to the second node during the second time period.

The storage circuit may store the first charges during the first time period, and subtract the second charges from the first charges during the second time period after the first time period.

The first charges may correspond to reflected light, which is reflected from the subject, and background light, which is present in the periphery of the subject, and the second charges may correspond to the background light.

In accordance with an embodiment, an image sensing device may include: a light emitter enabled during a first time period of first and second time periods, and suitable for emitting emitted light to a subject during the first time period; a light receiver enabled during the first and second time periods, and suitable for receiving first incident light during the first time period and second incident light during the second time period; and at least one pixel suitable for generating a pixel signal based on first charges corresponding to the first incident light and second charges corresponding to the second incident light.

The pixel may subtract the second charges from the first charges, and generate the pixel signal based on third charges corresponding to a subtraction result.

The first charges may correspond to reflected light, which is reflected from the subject, and background light, which is present in the periphery of the subject, and the second charges may correspond to the background light.

In accordance with an embodiment, an operating method of an image sensing device may include: transmitting first charges, which are generated from a light detection circuit, from a first node to a second node during a first time period, of an integration time period, in which emitted light is emitted to a subject; storing the first charges, which are transmitted to the second node, in a storage circuit; transmitting second charges, which are generated from the light detection circuit, to a third node during a second time period, of the integration time period, in which the emitted light is not emitted to the subject; and subtracting the second charges, which are transmitted to the third node, from the first charges stored in the storage circuit.

The first charges may correspond to reflected light, which is reflected from the subject, and background light, which is present in the periphery of the subject, and the second charges may correspond to the background light.

In accordance with an embodiment, an image sensing device may include: an emitter suitable for emitting light toward a subject during a first segment of time; a receiver suitable for receiving incident light, which includes emitted light reflected from the subject, during the first segment of time and for receiving background light during a second segment of time; and a pixel suitable for generating a pixel signal by decreasing charges corresponding to the incident light by an amount of charges corresponding to the background light

FIG. 1 is a block diagram illustrating an image sensing device in accordance with an embodiment.

FIG. 2 is a circuit diagram illustrating a unit pixel of a pixel array, such as that illustrated in FIG. 1 .

FIG. 3 is a timing diagram illustrating an operation of an image sensing device, such as that illustrated in FIG. 1 .

FIGS. 4 to 6 are diagrams further illustrating operation of an image sensing device, such as that illustrated in FIG. 3 .

Various embodiments are described below with reference to the accompanying drawings to enable those with ordinary skill in art to which the present disclosure pertains to practice the present invention. Throughout the specification, reference to “an embodiment” or the like is not necessarily to only one embodiment, and different references to any such phrase are not necessarily to the same embodiment(s).

It will be understood that when an element is referred to as being “connected to” or “coupled to” another element, it may be directly on, connected to or coupled to the other element, or one or more intervening elements may be present. In addition, it will also be understood that the terms “comprises,” “comprising,” “includes,” and “including” when used in this specification, specify the presence of the stated elements and do not preclude the presence or addition of one or more other elements. Throughout the specification, an element or step represented in the singular, i.e., an element or a step, does not necessarily mean that there is only one such element or step; there may be more than one such element or step.

FIG. 1 is a block diagram illustrating an image sensing device 100 in accordance with an embodiment.

Referring to FIG. 1 , the image sensing device 100 may generate a depth information signal TOF_OUT indicating a distance, i.e., a depth, from a subject (or object) 200 by means of a time of flight (ToF) method. For example, the image sensing device 100 may generate the depth information signal TOF_OUT by detecting a phase difference between light that is emitted from the image sensing device 100 (emitted light MS) and light from the subject 200 that is incident on the image sensing device 100 (incident light RS).

For example, the image sensing device 100 may include a light emitter 110 , a light receiver 120 , a row controller 130 , a phase controller 140 , a pixel array 150 and an image processor 160 .

The light emitter 110 may be enabled during an emission time, i.e., a first time period, of an integration time period. The light emitter 110 may emit the emitted light MS to the subject 200 during the emission time period. For example, the emitted light MS may be a periodic signal that periodically toggles.

The light receiver 120 may be enabled during the emission time period and a reception time, i.e., a second time period, of the integration time period. The light receiver 120 may receive the incident light RS during the emission and reception time periods. Hereinafter, the incident light RS received during the emission time period is referred to as first incident light RS 1 , and the incident light RS received during the reception time period is referred to as second incident light RS 2 . The first incident light RS 1 may include emitted light MS that is reflected from the subject 200 and received by the light receiver 120 and background light that is present on or near the periphery of the subject 200 . The second incident light RS 2 may include only the background light.

The row controller 130 may generate a plurality of row control signals CTRLs for controlling respective rows of the pixel array 150 . For example, the row controller 130 may generate first row control signals for controlling pixels arranged in a first row of the pixel array 150 , and generate nth row control signals for controlling pixels arranged in an nth row of the pixel array 150 , where “n” is a natural number greater than 2.

The phase controller 140 may be enabled during the emission and reception time periods of the integration time period. The phase controller 140 may generate a control signal MX that periodically toggles during the emission time period and the reception time period. For example, the control signal MX may have the same phase and period as the emitted light MS.

The pixel array 150 may generate a plurality of pixel signals PXs based on received incident light RS′, the plurality of row control signals CTRLs and the control signal MX. The received incident light RS′ may include first received incident light RS 1 ′ corresponding to the first incident light RS 1 and second received incident light RS 2 ′ corresponding to the second incident light RS 2 , The pixel array 150 may include at least one unit pixel for measuring the depth from the subject 200 . For example, the unit pixel may include a pair of pixels. The pair of pixels may be selected based on the plurality of row control signals CTRLs, and generate first and second pixel signals PX 1 and PX 2 based on the control signal MX, the first received incident light RS 1 ′ and the second received incident light RS 2 ′. The unit pixel is described in more detail with reference to FIG. 2 .

The image processor 160 may generate the depth information signal TOF_OUT indicating the depth from the subject 200 , based on the plurality of pixel signals PXs. For example, the image processor 160 may generate the depth information signal TOF_OUT by performing a subtraction operation on the first and second pixel signals PX 1 and PX 2 .

FIG. 2 is a circuit diagram illustrating the unit pixel illustrated in FIG. 1 .

Referring to FIG. 2 , the unit pixel may include a pair of pixels. The pair of pixels may include a first pixel TAPA and a second pixel TAPB. For example, the first and second pixels TAPA and TAPB may be arranged adjacent to each other in the same row.

The first pixel TAPA may generate the first pixel signal PX 1 based on a first transmission signal TX, a second transmission signal TC, a reset signal RX, a coupling signal RC, a selection signal SX and the control signal MX. The first transmission signal TX, the second transmission signal TC, the reset signal RX, the coupling signal RC and the selection signal SX may be included in the plurality of row control signals CTRLs described above. The first pixel TAPA may include a sensing circuit PA, a first transmission circuit TA 1 , a charge storage circuit CA, a first coupling circuit TA 2 , a second transmission circuit TA 3 , a second coupling circuit TA 4 , a driving circuit TA 5 and a selection circuit TA 6 .

The sensing circuit PA may be coupled between a first node NA 1 and a low voltage terminal. The sensing circuit PA may generate first charges corresponding to the first received incident light RS 1 ′, based on the control signal MX during the emission time period. The sensing circuit PA may generate second charges corresponding to the second received incident light RS 2 ′, based on the control signal MX during the reception time period. For example, the sensing circuit PA may include photodiode.

The first transmission circuit TA 1 may be coupled between the first node NA 1 and a second node NA 2 . The first transmission circuit TA 1 may be enabled during a reset time period, i.e., a fourth time period, and the emission time period based on the first transmission signal TX, and electrically couple the first node NA 1 to the second node NA 2 . The reset time period may occur before the integration time period. The first transmission circuit TA 1 may electrically couple the first node NA 1 to the second node NA 2 during the reset time period, thereby providing an environment in which the sensing circuit PA, the charge storage circuit CA and the second node NA 2 can be reset. The first transmission circuit TA 1 may electrically couple the first node NA 1 to the second node NA 2 during the emission time period, thereby transmitting the first charges, which are generated from the sensing circuit PA, to the charge storage circuit CA through the second node NA 2 . For example, the first transmission circuit TA 1 may include an NMOS transistor having a gate terminal to which the first transmission signal TX is inputted and a source terminal and a drain terminal coupled between the first node NA 1 and the second node NA 2 .

The charge storage circuit CA may be coupled between the second node NA 2 and a third node NA 3 . The charge storage circuit CA may store the first charges during the emission time. The charge storage circuit CA may subtract the second charges from the first charges during the reception time. For example, the charge storage circuit CA may include a capacitor.

The first coupling circuit TA 2 may be coupled between a high voltage terminal and the third node NA 3 . The first coupling circuit TA 2 may be enabled during the reset time period and the emission time period based on the reset signal RX, and electrically couple the high voltage terminal to the third node NA 3 . The first coupling circuit TA 2 may electrically couple the high voltage terminal to the third node NA 3 during the reset time period, thereby resetting the sensing circuit PA, the charge storage circuit CA and the second node NA 2 . The first coupling circuit TA 2 may electrically couple the high voltage terminal to the third node NA 3 during the emission time period, thereby providing an environment in which the first charges can be transmitted to the charge storage circuit CA, that is, one terminal of the charge storage circuit CA. For example, the first coupling circuit TA 2 may include an NMOS transistor having a gate terminal to which the reset signal RX is inputted and a source terminal and a drain terminal coupled between the high voltage terminal and the third node NA 3 .

The second transmission circuit TA 3 may be coupled between the first node NA 1 and the third node NA 3 . The second transmission circuit TA 3 may be enabled during the reset time period and the reception time period based on the second transmission signal TC, and electrically couple the first node NA 1 to the third node NA 3 . The second transmission circuit TA 3 may electrically couple the first node NA 1 to the third node NA 3 during the reset time period, thereby providing an environment in which the sensing circuit PA, the charge storage circuit CA and the second node NA 2 can be reset. The second transmission circuit TA 3 may electrically couple the first node NA 1 to the third node NA 3 during the reception time period, thereby transmitting the second charges, which are generated from the sensing circuit PA, to the charge storage circuit CA through the third node NA 3 . For example, the second transmission circuit TA 3 may include an NMOS transistor having a gate terminal to which the second transmission signal TC is inputted and a source terminal and a drain terminal coupled between the first node NA 1 and the third node NA 3 .

The second coupling circuit TA 4 may be coupled between the high voltage terminal and the second node NA 2 . The second coupling circuit TA 4 may be enabled during the reception time period based on the coupling signal RC, and electrically couple the high voltage terminal to the second node NA 2 . The second coupling circuit TA 4 may electrically couple the high voltage terminal to the second node NA 2 during the reception time period, thereby providing an environment in which the second charges can be transmitted through or across the charge storage circuit CA. For example, the second coupling circuit TA 4 may include an NMOS transistor having a gate terminal to which the coupling signal RC is inputted and a source terminal and a drain terminal coupled between the high voltage terminal and the second node NA 2 .

The driving circuit TA 5 may be coupled between the high voltage terminal and the selection circuit TA 6 . The driving circuit TA 5 may drive a first column line COL 1 with a high voltage, which is supplied through the high voltage terminal, based on a voltage loaded on the second node NA 2 . For example, the driving circuit TA 5 may include an NMOS transistor having a gate terminal coupled to the second node NA 2 and a source terminal and a drain terminal coupled between the high voltage terminal and the selection circuit TA 6 .

The selection circuit TA 6 may be coupled between the driving circuit TA 5 and the first column line COL 1 The selection circuit TA 6 may be enabled during a readout time period, i.e., a third time period, based on the selection signal SX, and electrically couple the driving circuit TA 5 to the first column line COL 1 . The selection circuit TA 6 may output the first pixel signal PX 1 , which corresponds to the voltage loaded on the second node NA 2 , through the first column line COLT during the readout time period.

The second pixel TAPB may generate the second pixel signal PX 2 through a second column line COL 2 based on a first transmission signal TX, a second transmission signal TC, a reset signal RX, a coupling signal RC, a selection signal SX and the control signal MX, For example, the second pixel TAPB may include a sensing circuit PB, a first transmission circuit TB 1 , a charge storage circuit CB, a first coupling circuit TB 2 , a second transmission circuit TB 3 , a second coupling circuit TB 4 , a driving circuit TB 5 and a selection circuit TB 6 .

Since the sensing circuit PB, the first transmission circuit TB 1 , the charge storage circuit CB, the first coupling circuit TB 2 , the second transmission circuit TB 3 , the second coupling circuit TB 4 , the driving circuit TB 5 and the selection circuit TB 6 are the same as the sensing circuit PA, the first transmission circuit TA 1 , the charge storage circuit CA, the first coupling circuit TA 2 , the second transmission circuit TA 3 , the second coupling circuit TA 4 , the driving circuit TA 5 and the selection circuit TA 6 included in the first pixel TAPA, description thereon is omitted here. However, the sensing circuit PB may operate based on an inverted signal of the control signal MX or a signal having a phase difference of 180 degrees relatively to the control signal MX.

Hereinafter, an operation of the image sensing device 100 in accordance with the present embodiment, which has the above-described configuration, is described. For convenience in description, only an operation related to the first pixel TAPA is described in the present embodiment.

FIG. 3 is a timing diagram illustrating the operation of the image sensing device 100 illustrated in FIG. 1 . Note that the “time” or “times” referred to below represent a time period and time periods respectively, unless otherwise indicated.

Referring to FIG. 3 , the image sensing device 100 may operate in the order of a reset time AA, integration times BB 1 , DD 1 , CC 1 , EE 1 , BB 2 , DD 2 , CC 2 and EE 2 and a readout time FF. For example, the first pixel TAPA may be reset during the reset time AA, and extract only reflected light by removing the background light from the incident light RS′ during the integration times BB 1 , DD 1 , CC 1 , EE 1 , BB 2 , DD 2 , CC 2 and EE 2 , and generate the first pixel signal PX 1 , which corresponds to the reflected light, during the readout time FF.

Particularly, the integration times BB 1 , DD 1 , CC 1 , EE 1 , BB 2 , DD 2 , CC 2 and EE 2 may include first and second emission times 661 and BB 2 , first and second reception times CC 1 and CC 2 , first and second preparatory times DD 1 and DD 2 and first and second end times EE 1 and EE 2 . The image sensing device 100 may operate in the order of the first emission time BB 1 , the first preparatory time DD 1 , the first reception time CC 1 , the first end time EE 1 , the second emission time BB 2 , the second preparatory time DD 2 , the second reception time CC 2 and the second end time EE 2 . Although it is described as an example herein that the emission time, the preparatory time, the reception time and the end time are repeated twice, the present invention is not limited thereto. More generally, the emission time, the preparatory time, the reception time and the end time may be repeated at least once, depending on design.

Operation of the image sensing device 100 according to the reset time AA, the first and second emission times BB 1 and BB 2 , the first and second reception times CC 1 and CC 2 and the readout time FF illustrated in FIG. 3 is described below.

FIG. 4 is a circuit diagram illustrating an operation of the first pixel TAPA according to the reset time AA, the first and second emission times BB 1 and BB 2 , the first and second reception times CC 1 and CC 2 and the readout time FF illustrated in FIG. 3 .

Referring to FIG. 3 and (A) of FIG. 4 , during the reset time AA, the reset signal RX and the first and second transmission signals TX and TC may be activated. The first transmission circuit TA 1 may electrically couple the first node NA 1 to the second node NA 2 based on the activated first transmission signal TX, the second transmission circuit TA 3 may electrically couple the first node NA 1 to the third node NA 3 based on the activated second transmission signal TC, and the first coupling circuit TA 2 may electrically couple the high voltage terminal to the third node NA 3 based on the activated reset signal RX. Accordingly, the sensing circuit PA, the charge storage circuit CA and the second node NA 2 may be reset during the reset time AA. For example, charges remaining in the sensing circuit PA and the charge storage circuit CA may be discharged to the high voltage terminal, and the second node NA 2 may be reset to the same level as the high voltage.

Referring to FIG. 3 and (B) of FIG. 4 , during the first emission time BB 1 , the emitted light MS may be emitted to the subject 200 , and the first incident light RS 1 including the reflected light which is reflected from the subject 200 and the background light around and/or near the subject 200 may be received. The sensing circuit PA may generate the first charges, corresponding to the first received incident light RS 1 ′, based on the control signal MX. During the first emission time BB 1 , the first transmission signal TX and the reset signal RX may be activated. The first transmission circuit TA 1 may electrically couple the first node NA 1 to the second node NA 2 based on the activated first transmission signal TX. The first coupling circuit TA 2 may electrically couple the high voltage terminal to the third node NA 3 based on the activated reset signal RX. Accordingly, the first charges may be transmitted to the charge storage circuit CA through the first and second nodes NA 1 and NA 2 . The charge storage circuit CA may store the first charges. For example, negative (−) charges corresponding to the first charges may be accumulated at one terminal of the charge storage circuit CA, and thus positive (+) charges corresponding to the negative (−) charges may be accumulated at the other terminal of the charge storage circuit CA.

Referring to FIG. 3 and (C) of FIG. 4 , during the first reception time CC 1 , the second incident light RS 2 including only the background light may be received since the emitted light MS is not emitted to the subject 200 . The sensing circuit PA may generate the second charges, corresponding to the second received incident light RS 2 ′, based on the control signal MX. During the first reception time CC 1 , the second transmission signal TC and the coupling signal RC may be activated. The second transmission circuit TA 3 may electrically couple the first node NA 1 to the third node NA 3 based on the activated second transmission signal TC. The second coupling circuit TA 4 may electrically couple the high voltage terminal to the second node NA 2 based on the activated coupling signal RC. Accordingly, the second charges may be transmitted to the charge storage circuit CA through the first and third nodes NA 1 and NA 3 . The charge storage circuit CA may subtract the second charges from the first charges. For example, as negative (−) charges corresponding to the second charges are accumulated at the other terminal of the charge storage circuit CA, the negative (−) charges and previously-accumulated positive (+) charges may be offset. Accordingly, a quantity of negative (−) charges, which are previously accumulated at one terminal of the charge storage circuit CA, corresponding to the quantity of the offset positive (+) charges vanishes. This is the same as a result obtained by removing the background light from the first incident light RS 1 . Accordingly, the negative (−) charges remaining at one terminal of the charge storage circuit CA may correspond to only the reflected light.

Since the operation of the image sensing device 100 according to the second emission time BB 2 and the second reception time CC 2 is the same as the operation of the image sensing device 100 according to the first emission time BB 1 and the first reception time CC 1 described above, detailed description thereon is omitted here.

Referring to FIG. 3 and (D) of FIG. 4 , during the readout time FF, the reset signal RX and the second transmission signal TC may be activated. The first coupling circuit TA 2 may electrically couple the high voltage terminal to the third node NA 3 based on the activated reset signal RX, and the second transmission circuit TA 3 may electrically couple the first node NA 1 to the third node NA 3 based on the activated second transmission signal TC. Accordingly, the first pixel signal PX 1 corresponding to the voltage level loaded on the second node NA 2 may be generated.

Next, the operation of the image sensing device 100 according to the first and second preparatory times DD 1 and DD 2 illustrated in FIG. 3 is described.

FIG. 5 is a circuit diagram illustrating an operation of the first pixel TAPA according to the first preparatory time DD 1 illustrated in FIG. 3 .

Referring to FIG. 3 and (A) of FIG. 5 , during a first duration time D 1 of the first preparatory time DD 1 , the reset signal RX may be activated, and the coupling signal RC and the first and second transmission signals TX and TC may be deactivated. The first coupling circuit TA 2 may electrically couple the high voltage terminal to the third node NA 3 based on the activated reset signal RX, the second coupling circuit TA 4 may electrically decouple, i.e., separate, the high voltage terminal from the second node NA 2 based on the deactivated coupling signal RC, the first transmission circuit TA 1 may electrically decouple the first node NA 1 from the second node NA 2 based on the deactivated first transmission signal TX, and the second transmission circuit TA 3 may electrically decouple the first node NA 1 from the third node NA 3 based on the deactivated second transmission signal TC.

Referring to FIG. 3 and (B) of FIG. 5 , during a second duration time D 2 of the first preparatory time DD 1 , the reset signal RX and the second transmission signal TC may be activated, and the coupling signal RC and the first transmission signal TX may be deactivated. The first coupling circuit TA 2 may electrically couple the high voltage terminal to the third node NA 3 based on the activated reset signal RX, the second transmission circuit TA 3 may electrically couple the first node NA 1 to the third node NA 3 based on the activated second transmission signal TC, the second coupling circuit TA 4 may electrically decouple the high voltage terminal from the second node NA 2 based on the deactivated coupling signal RC, and the first transmission circuit TA 1 may electrically decouple the first node NA 1 from the second node NA 2 based on the deactivated first transmission signal TX.

Referring to FIG. 3 and (C) of FIG. 5 , during a third duration time D 3 of the first preparatory time DD 1 , the second transmission signal TC may be activated, and the reset signal RX, the coupling signal RC and the first transmission signal TX may be deactivated. The second transmission circuit TA 3 may electrically couple the first node NA 1 to the third node NA 3 based on the activated second transmission signal TC, the first coupling circuit TA 2 may electrically decouple the high voltage terminal from the third node NA 3 based on the deactivated reset signal RX, the second coupling circuit TA 4 may electrically decouple the high voltage terminal from the second node NA 2 based on the deactivated coupling signal RC, and the first transmission circuit TA 1 may electrically decouple the first node NA 1 from the second node NA 2 based on the deactivated first transmission signal TX.

Since the operation of the image sensing device 100 according to the second preparatory time DD 2 is the same as the operation of the image sensing device 100 according to the first preparatory time DD 1 described above, detailed description thereon is omitted here.

Finally, the operation of the image sensing device 100 according to the first and second end times EE 1 and EE 2 illustrated in FIG. 3 is described.

FIG. 6 is a circuit diagram illustrating an operation of the first pixel TAPA according to the first end time EE 1 illustrated in FIG. 3 .

Referring to FIG. 3 and (A) of FIG. 6 , during a first duration time E 1 of the first end time EE 1 , the second transmission signal TC may be activated, and the reset signal RX, the coupling signal RC and the first transmission signal TX may be deactivated. The second transmission circuit TA 3 may electrically couple the first node NA 1 to the third node NA 3 based on the activated second transmission signal TC, the first coupling circuit TA 2 may electrically decouple the high voltage terminal from the third node NA 3 based on the deactivated reset signal RX, the second coupling circuit TA 4 may electrically decouple the high voltage terminal from the second node NA 2 based on the deactivated coupling signal RC, and the first transmission circuit TA 1 may electrically decouple the first node NA 1 from the second node NA 2 based on the deactivated first transmission signal TX.

Referring to FIG. 3 and (B) of FIG. 6 , during a second duration time E 2 of the first end time EE 1 , the reset signal RX and the second transmission signal TC may be activated, and the coupling signal RC and the first transmission signal TX may be deactivated. The first coupling circuit TA 2 may electrically couple the high voltage terminal to the third node NA 3 based on the activated reset signal RX, the second transmission circuit TA 3 may electrically couple the first node NA 1 to the third node NA 3 based on the activated second transmission signal TC, the second coupling circuit TA 4 may electrically decouple the high voltage terminal from the second node NA 2 based on the deactivated coupling signal RC, and the first transmission circuit TA 1 may electrically decouple the first node NA 1 from the second node NA 2 based on the deactivated first transmission signal TX.

Referring to FIG. 3 and (C) of FIG. 6 , during a third duration time E 3 of the first end time EE 1 , the reset signal RX may be activated, and the coupling signal RC and the first and second transmission signals TX and TC may be deactivated. The first coupling circuit TA 2 may electrically couple the high voltage terminal to the third node NA 3 based on the activated reset signal RX, the second coupling circuit TA 4 may electrically decouple, i.e., separate, the high voltage terminal from the second node NA 2 based on the deactivated coupling signal RC, the first transmission circuit TA 1 may electrically decouple the first node NA 1 from the second node NA 2 based on the deactivated first transmission signal TX, and the second transmission circuit TA 3 may electrically decouple the first node NA 1 from the third node NA 3 based on the deactivated second transmission signal TC.

The second end time EE 2 may include first and second duration times E 1 and E 2 . Since the operation of the image sensing device 100 according to the first duration time E 1 of the second end time EE 2 is the same as the operation of the image sensing device 100 according to the first duration time E 1 of the first end time EE 1 described above, and the operation of the image sensing device 100 according to the second duration time E 2 of the second end time EE 2 is the same as the operation of the image sensing device 100 according to the second duration time E 2 of the first end time EE 1 described above, detailed description thereon is omitted here.

According to embodiments of the present disclosure, background light can be easily and advantageously removed in a pixel during an integration time. Also, as only two transistors, for example, TA 3 and TA 4 , per pixel are used for removing the background light, the structure can be simplified.

According to embodiments of the present disclosure, as the background light is easily removed when a depth information signal is generated using a time of flight (ToF) technology, a more reliable depth information signal can be obtained.

In addition, as the structures of the circuits for removing the background light are simplified, the circuits can be easily integrated into a pixel.

While the present disclosure has been illustrated and described with respect to specific embodiments, the foregoing description is not intended to be restrictive. As those skilled in the art will recognize in light of the present disclosure aspects and features of the present invention may be achieved in various ways through substitution, change, and modification. The present invention encompasses all such variations that fall within the scope of the claims.