Display substrate, manufacturing method thereof, display panel, and display device
Granted 1 Feb 2022 · 3 office actions
Assignee: BOE Technology Group Co., Ltd.
Law firm: Law firm · Log in to unlock
Attorney: Attorney · Log in to unlock
Inventors: Minghua Xuan, Li Xiao, Xiaochuan Chen, Shengji Yang +5 · Examiner: Mohammed Shamsuzzaman · AU 2897 · TC 2800
Life of the application
20 dated eventsAbstract
A display substrate includes a first substrate, a first sub-pixel layer and a second sub-pixel layer positioned on the first substrate; the first sub-pixel layer includes a plurality of first sub-pixels, the second sub-pixel layer includes a plurality of second sub-pixels, and a first orthographic projection of the first sub-pixel on the first substrate does not overlap with a second orthographic projection of the second sub-pixel on the first substrate. A display panel, a display device and a method for manufacturing the display substrate are also disclosed.
Description
9 parts›The present disclosure claims priority to Chinese patent…
The present disclosure claims priority to Chinese patent application No. 201810391820.6, filed on Apr. 27, 2018, the disclosure of which is incorporated herein by reference in its entirety as part of this disclosure.
›TECHNICAL FIELD
The embodiments of the disclosure relate to a display substrate, a manufacturing method thereof, a display panel and a display device.
›BACKGROUND
At present, high-resolution display panels, which are the development trend in the display field, are receiving more and more attention. However, with the improvement of resolution, manufacturing the high-resolution display panels faces a series of process problems.
In order to reduce a pixel interval of the display panel, it is necessary to thin a TFT element, a metal trace, a black matrix and other structures, and reduce an interval of pixel definition layer (PDL), which increases the requirement for the manufacturing process and is difficult to realize. Under the current manufacturing capacity of the production line, it is difficult to further increase the pixels per inch (PPI) of the display panel, which greatly limits the development of high-resolution display panel.
›SUMMARY
At least an embodiment of the present disclosure provides a display substrate, comprising a first substrate, a first sub-pixel layer and a second sub-pixel layer on the first substrate; the first sub-pixel layer comprises a plurality of first sub-pixels, the second sub-pixel layer comprises a plurality of second sub-pixels, and the first orthographic projection of the first sub-pixel on the first substrate does not overlap with the second orthographic projection of the second sub-pixel on the first substrate.
In an embodiment of the present disclosure, the first sub-pixel layer and the second sub-pixel layer are respectively located on opposite sides of the first substrate.
In an embodiment of the present disclosure, the first sub-pixel layer and the second sub-pixel layer are sequentially disposed on one side of the first substrate.
In an embodiment of the present disclosure, a second substrate is disposed between the first sub-pixel layer and the second sub-pixel layer.
In an embodiment of the present disclosure, a third substrate is disposed between the first sub-pixel layer and the second substrate.
In an embodiment of the present disclosure, a first spacing region is provided between the first sub-pixels, and a second spacing region is provided between the second sub-pixels; the first sub-pixel is arranged corresponding to the second spacing region, and the second sub-pixel is arranged corresponding to the first spacing region.
In an embodiment of the present disclosure, a width of the first spacing region is larger than a width of the second sub-pixel corresponding to the first spacing region; a width of the second spacing region is larger than a width of the first sub-pixel corresponding to the second spacing region.
In an embodiment of the present disclosure, the first spacing region is provided with a first pixel definition layer and the second spacing region is provided with a second pixel definition layer.
In an embodiment of the present disclosure, a pitch between the first sub-pixel and the second sub-pixel adjacent to the first sub-pixel in a direction parallel to the first substrate is smaller than a pixel interval between the first sub-pixels in the first sub-pixel layer and smaller than a pixel interval between the second sub-pixels in the second sub-pixel layer.
At least an embodiment of the present disclosure provides a display panel including the display substrate as mentioned above and a packaging structure configured to package the display substrate.
In an embodiment of the present disclosure, the packaging structure is a glass cover plate, a metal cover plate, or a multilayer film.
At least an embodiment of the present disclosure provides a display device including the above display substrate.
At least an embodiment of the present disclosure provides a manufacturing method of a display substrate, including: forming a first sub-pixel layer on a first substrate, wherein the first sub-pixel layer comprises a plurality of first sub-pixels; forming a second sub-pixel layer on the first substrate, the second sub-pixel layer comprising a plurality of second sub-pixels. A first orthographic projection of the first sub-pixel on the first substrate does not overlap with a second orthographic projection of the second sub-pixel on the first substrate.
In an embodiment of the present disclosure, the forming of the second sub-pixel layer on the first substrate includes forming the second sub-pixel layer on a side of the first sub-pixel layer away from the first substrate.
In an embodiment of the present disclosure, the forming of the second sub-pixel layer on the first substrate includes forming the second sub-pixel layer on the other side of the first substrate on which the first sub-pixel layer is formed.
›BRIEF DESCRIPTION OF THE DRAWINGS
In order to more clearly explain the technical scheme of the embodiments of the present disclosure, the following will briefly introduce the drawings of the embodiments. Obviously, the drawings in the following description only refer to some embodiments of the present disclosure, and not to the limitations of the present disclosure.
FIG. 1 is a schematic structural diagram of a display substrate according to an embodiment of the present disclosure;
FIG. 2 is a schematic structural diagram of a display substrate according to yet another embodiment of the present disclosure;
FIG. 3 is a schematic diagram of orthographic projections of a first sub-pixel and a second sub-pixel in FIG. 2 ;
FIG. 4 is a schematic structural diagram of a display substrate according to yet another embodiment of the present disclosure;
FIG. 5 is a schematic structural diagram of a display panel according to yet another embodiment of the present disclosure;
FIG. 6 is a schematic structural diagram of a display panel according to yet another embodiment of the present disclosure;
FIG. 7 is a flowchart of a manufacturing method of a display substrate according to an embodiment of the present disclosure;
FIG. 8 is a flowchart of a manufacturing method of a display panel according to an embodiment of the present disclosure; and
FIG. 9 is a flowchart of a manufacturing method of a display panel according to yet another embodiment of the present disclosure.
›DETAILED DESCRIPTION · 1 of 4
In order to make objects, technical solutions and advantages of the embodiments of the present disclosure apparent, the technical solutions of the embodiments will be described in a clearly and fully understandable way in connection with the drawings related to the embodiments of the present disclosure. Apparently, the described embodiments are just a part but not all of the embodiments of the present disclosure. Based on the described embodiments herein, those skilled in the art can obtain other embodiment(s), without any inventive work, which should be within the scope of the present disclosure.
FIG. 1 is a schematic structural diagram of a display substrate according to one embodiment of the present disclosure. As shown in FIG. 1 , the display substrate includes a first substrate 1 , a first sub-pixel layer 3 and a second sub-pixel layer 4 located on the first substrate 1 , wherein the first sub-pixel layer 3 includes a plurality of first sub-pixels 31 , the second sub-pixel layer 4 includes a plurality of second sub-pixels 41 , and a first orthographic projection of the first sub-pixel 31 on the first substrate 1 does not overlap with a second orthographic projection of the second sub-pixel 41 on the first substrate 1 .
In present embodiment, the first sub-pixel layer 3 and the second sub-pixel layer 4 are respectively located on opposite sides of the first substrate 1 . For example, if the first sub-pixel layer 3 is located on a first side of the first substrate 1 , the second sub-pixel layer 4 is located on a second side of the second substrate 1 opposite to the first side. As shown in FIG. 1 , the first sub-pixel layer 3 is located below the first substrate 1 , and the second sub-pixel layer 4 is located above the first substrate 1 .
Optionally, the first sub-pixel layer 3 and the second sub-pixel layer 4 may also be located on the same side of the first substrate 1 .
The display substrate according to the embodiment of the present disclosure is provided with two sub-pixel layers, the first orthographic projection of the first sub-pixel in the first sub-pixel layer on the first substrate and the second orthographic projection of the second sub-pixel in the second sub-pixel layer on the first substrate do not overlap, and a pixel pitch between the first sub-pixel and the second sub-pixel adjacent to the first sub-pixel can be reduced without changing the pixel interval of the sub-pixels in each sub-pixel layer, thereby improving PPI of the display substrate.
FIG. 2 is a structural schematic diagram of a display substrate according to yet another embodiment of the present disclosure, and FIG. 3 is a schematic diagram of orthographic projections of the first sub-pixel and the second sub-pixel in FIG. 2 . As shown in FIG. 2 and FIG. 3 , the display substrate includes a first substrate 1 , a first sub-pixel layer 3 and a second sub-pixel layer 4 located on the first substrate 1 , the first sub-pixel layer 3 includes a plurality of first sub-pixels 31 , the second sub-pixel layer 4 includes a plurality of second sub-pixels 41 , and a first orthographic projection 32 of the first sub-pixel 31 on the first substrate 1 does not overlap with a second orthographic projection 42 of the second sub-pixel 41 on the first substrate 1 .
In the embodiment shown in FIG. 2 , the first sub-pixel layer 3 and the second sub-pixel layer 4 are located on the same side of the first substrate 1 . The first sub-pixel layer 3 and the second sub-pixel layer 4 are sequentially arranged on one side of the first substrate 1 , wherein the second sub-pixel layer 4 is located on a side of the first sub-pixel layer 3 away from the first substrate 1 .
In the embodiment shown in FIG. 2 , a second substrate 5 is provided between the first sub-pixel layer 3 and the second sub-pixel layer 4 . The first sub-pixel layer 3 is located between the first substrate 1 and the second substrate 5 , and the second sub-pixel layer 4 is located on a side of the second substrate 5 away from the first sub-pixel layer 3 . In the illustrated structure, the first sub-pixel layer 3 is located on the first substrate 1 and the second sub-pixel layer 4 is located on the second substrate 5 . Of course, the first sub-pixel layer 3 and the second sub-pixel layer 4 may both be located on the second substrate 5 .
As shown in FIG. 2 , a first spacing region 33 is provided between the first sub-pixels 31 , and a second spacing region 43 is provided between the second sub-pixels 41 . In the first sub-pixel layer 3 , a plurality of first sub-pixels 31 are sequentially arranged, and the plurality of first sub-pixels 31 are arranged at intervals, and the first spacing region 33 is arranged between adjacent first sub-pixels 31 ; in the second sub-pixel layer 4 , a plurality of second sub-pixels 41 are sequentially arranged, and the plurality of second sub-pixels 41 are arranged at intervals, and the second spacing region 43 is arranged between adjacent second sub-pixels 41 . The first sub-pixel 31 is disposed corresponding to the second spacing region 43 , and the second sub-pixel 41 is disposed corresponding to the first spacing region 33 . As shown in FIG. 3 , an orthographic projection of the first sub-pixel 31 on the first substrate and an orthographic projection of the second sub-pixel 41 on the first substrate are alternately arranged.
As shown in FIG. 2 and FIG. 3 , a width d 1 of the first spacing region 33 is larger than a width d 2 of the corresponding second sub-pixel 41 ; a width d 3 of the second spacing region 43 is larger than a width d 4 of the corresponding first sub-pixel 31 .
The first spacing region 33 is provided with a first pixel definition layer 71 , and the second spacing region 43 is provided with a second pixel definition layer 72 . In other words, the first pixel definition layer 71 is filled in the first spacing region 33 and the second pixel definition layer 72 is filled in the second spacing region 43 . It should be noted that in FIG. 2 , in order to clearly illustrate the first spacing region 33 and the second spacing region 43 , the first pixel definition layer and the second pixel definition layer are not shown in FIG. 2 , but are shown in FIG. 5 and FIG. 6 .
›DETAILED DESCRIPTION · 2 of 4
In an embodiment of the present disclosure, the display substrate includes an OLED display substrate. The first sub-pixel 31 includes an OLED light emitting element, and the second sub-pixel 41 includes an OLED light emitting element. As shown in FIG. 2 , since light emitted by the first sub-pixel 31 needs to exit through the second spacing region 43 , the second spacing region 43 is a transparent region, and the pixel definition layer disposed therein needs to be able to transmit light. Opaque structures, such as a TFT element, a metal trace, a black matrix and the like, do not disposed in the second spacing region 43 , and the above-mentioned various opaque structures may be disposed in a region where the second sub-pixel 41 is located, for example, under the second sub-pixel 41 . In this embodiment, since the first spacing region 33 may not have a light transmission function, the first spacing region 33 may also be provided with opaque structures such as a TFT element, a metal trace, a black matrix and the like, in addition to the pixel definition layer. Alternatively, the above-mentioned various opaque structures may be disposed in a region where the first sub-pixel 31 is located, for example, under the first sub-pixel 31 , and the present disclosure is not limited thereto.
As shown in FIG. 3 , a pixel pitch PP between the first sub-pixel 31 and the adjacent second sub-pixel 41 is a distance between a center line of a first orthographic projection 32 and a center line of an adjacent second orthographic projection 42 . The pixel pitch PP between the first sub-pixel 31 and the adjacent second sub-pixel 41 is smaller than a pixel interval d 1 between the first sub-pixels 31 in the first sub-pixel layer and smaller than a pixel interval d 3 between the second sub-pixels 41 in the second sub-pixel layer 4 . For example, the pixel pitch PP between the first sub-pixel 31 and the adjacent second sub-pixel 41 is ½ of the pixel interval d 1 between the first sub-pixels 31 in the first sub-pixel layer 3 , and the pixel pitch PP between the first sub-pixel 31 and the adjacent second sub-pixel 41 is ½ of the pixel interval d 3 between the second sub-pixels 41 in the second sub-pixel layer 4 . For example, if the pixel interval between the first sub-pixels 31 in the first sub-pixel layer 3 is 28.2 μm, and if the pixel interval between the second sub-pixels 41 in the second sub-pixel layer 4 is 28.2 μm, the pixel pitch PP between the first sub-pixel 31 and the adjacent second sub-pixel 41 is 14.1 μm. In the technology known by the inventor, if the display substrate adopts a single-layer sub-pixel layer structure and the pixel interval between sub-pixels in the sub-pixel layer is 28.2 μm, the display PPI seen by human eyes can reach 300 PPI. From the above, it can be seen that in the present disclosure, the pixel pitch between the first sub-pixel 31 and the adjacent second sub-pixel 41 can be further reduced without changing the pixel interval between the sub-pixels in each sub-pixel layer, so that the display PPI seen by human eyes can reach 600 PPI, and the PPI of the display substrate is improved compared with the technology known by the inventor, thereby improving the display effect.
In an embodiment of the present disclosure, the first sub-pixel layer 3 and the second sub-pixel layer 4 jointly display a picture under the driving of the driving device. Alternatively, the first sub-pixel layer independently displays a picture and the second sub-pixel layer independently display a picture under the driving of the driving device, thereby realizing PPI switching of the display substrate, and enabling the display substrate to be in a low power consumption mode.
As shown in FIG. 3 , a distance d 5 between the first orthographic projection 32 and the adjacent second orthographic projection 42 is greater than 0.
The display substrate according to this embodiment is provided with two sub-pixel layers. The first orthographic projection of the first sub-pixel in the first sub-pixel layer on the first substrate and the second orthographic projection of the second sub-pixel in the second sub-pixel layer on the first substrate do not overlap. Under the condition of not changing the pixel interval of the sub-pixels in each sub-pixel layer, the pixel pitch between the first sub-pixel and the second sub-pixel adjacent to the first sub-pixel can be reduced, thus improving PPI of the display substrate. The display substrate according to the embodiment of the present disclosure is suitable for the field of near-eye display.
FIG. 4 is a schematic structural diagram of a display substrate according to yet another embodiment of the present disclosure, as shown in FIG. 4 , the display substrate further includes a third substrate 6 located between the first sub-pixel layer 3 and the second substrate 5 .
The description of other structures of the display substrate may refer to the description of the embodiment shown in FIG. 2 and FIG. 3 , and the structure thereof will not be repeated here.
The display substrate according to the present embodiment is provided with two sub-pixel layers, and the first orthographic projection of the first sub-pixel in the first sub-pixel layer on the first substrate does not overlap with the second orthographic projection of the second sub-pixel in the second sub-pixel layer on the first substrate. Therefore, the pixel pitch between the first sub-pixel and the second sub-pixel adjacent to the first sub-pixel can be reduced without changing the pixel interval of sub-pixels in each sub-pixel layer, thereby improving PPI of the display substrate.
FIG. 5 is a schematic structural diagram of a display panel according to yet another embodiment of the present disclosure, as shown in FIG. 5 , the display panel includes a display substrate and a package structure 2 configured to package the display substrate.
The display substrate may adopt a display substrate according to the embodiment shown in FIG. 2 , and the structure thereof will not be repeatedly described here. The packaging structure 2 may be a glass cover plate, a metal cover plate or a multilayer film.
›DETAILED DESCRIPTION · 3 of 4
The display panel according to the present embodiment is provided with two sub-pixel layers, the first orthographic projection of the first sub-pixel in the first sub-pixel layer on the first substrate and the second orthographic projection of the second sub-pixel in the second sub-pixel layer on the first substrate do not overlap, and the pixel pitch between the first sub-pixel and the second sub-pixel adjacent to the first sub-pixel can be reduced without changing the pixel interval of the sub-pixels in each sub-pixel layer, thereby improving PPI of the display substrate.
FIG. 6 is a schematic structural diagram of a display panel according to yet another embodiment of the present disclosure, as shown in FIG. 6 , the display panel includes a display substrate and a package structure 2 configured to package the display substrate.
The display substrate may adopt a display substrate according to the embodiment shown in FIG. 4 , and the structure thereof will not be repeatedly described here. The packaging structure 2 may be a glass cover plate, a metal cover plate or a multilayer film.
The display panel according to the present embodiment is provided with two sub-pixel layers, the first orthographic projection of the first sub-pixel in the first sub-pixel layer on the first substrate and the second orthographic projection of the second sub-pixel in the second sub-pixel layer on the first substrate do not overlap, and the pixel pitch between the first sub-pixel and the second sub-pixel adjacent to the first sub-pixel without changing the pixel interval of the sub-pixels in each sub-pixel layer, thereby improving PPI of the display substrate.
At least an embodiment of the present disclosure provides a display device including any of the above display substrates.
The display device according to the embodiment of the present disclosure is provided with two sub-pixel layers, and the first orthographic projection of the first sub-pixel in the first sub-pixel layer on the first substrate and the second orthographic projection of the second sub-pixel in the second sub-pixel layer on the first substrate do not overlap, so that the pixel pitch between the first sub-pixel and the second sub-pixel adjacent to the first sub-pixel without changing the pixel interval of the sub-pixels in each sub-pixel layer, thereby improving PPI of the display substrate.
At least an embodiment of the present disclosure provides a manufacturing method of a display substrate. As shown in FIG. 7 , the method includes:
Forming a first sub-pixel layer on a first substrate, wherein the first sub-pixel layer comprises a plurality of first sub-pixels; and
Forming a second sub-pixel layer over the first substrate, the second sub-pixel layer including a plurality of second sub-pixels.
In the embodiment, the first orthographic projection of the first sub-pixel on the first substrate does not overlap with the second orthographic projection of the second sub-pixel on the first substrate.
In an embodiment of the present disclosure, the forming a second sub-pixel layer over the first substrate, the second sub-pixel layer including a plurality of second sub-pixels may include forming the second sub-pixel layer on a side of the first sub-pixel layer away from the first substrate. A structure of the formed display substrate is shown in FIG. 4 or FIG. 5 .
In an embodiment of the present disclosure, the forming a second sub-pixel layer over the first substrate, the second sub-pixel layer including a plurality of second sub-pixels may include forming the second sub-pixel layer on the other side of the first substrate on which the first sub-pixel layer is formed. The structure of the formed display substrate is shown in FIG. 2 .
After forming the display substrate, further, a packaging structure may be formed on the second sub-pixel layer such that the first sub-pixel layer and the second sub-pixel layer are located between the packaging structure and the first substrate, and the first orthographic projection of the first sub-pixel on the first substrate and the second orthographic projection of the second sub-pixel on the first substrate do not overlap.
The display substrate manufactured by the manufacturing method of the display substrate according to the embodiment of the disclosure is provided with two sub-pixel layers, and the first orthographic projection of the first sub-pixel in the first sub-pixel layer on the first substrate and the second orthographic projection of the second sub-pixel in the second sub-pixel layer on the first substrate do not overlap, so that the pixel pitch between adjacent first sub-pixels and second sub-pixels can be reduced without changing the pixel interval of the sub-pixels in each sub-pixel layer, thereby improving PPI of the display substrate. The method does not need to improve the manufacturing process, is simple in process and easy to realize, and reduces the technological difficulty of manufacturing the high-resolution display panel.
At least an embodiment of the present disclosure provides a manufacturing method of a display panel. FIG. 8 shows a flowchart of a manufacturing method of a display panel according to one embodiment of the present disclosure. As shown in FIG. 8 , the method includes:
Forming a first sub-pixel layer on a first substrate, the first sub-pixel layer comprising a plurality of first sub-pixels;
Forming a second sub-pixel layer on a second substrate, the second sub-pixel layer comprise a plurality of second sub-pixels;
Arranging the packaging structure and the second substrate oppositely to form a second sub-display-substrate; and
Arranging the second sub-display-substrate and the first substrate oppositely, in which the first orthographic projection of the first sub-pixel on the first substrate does not overlap with the second orthographic projection of the second sub-pixel on the first substrate.
In the above method, the packaging structure and the second substrate are oppositely arranged to form a second sub-display-substrate, and the packaging of the second substrate is realized through the packaging structure.
›DETAILED DESCRIPTION · 4 of 4
In the above method, the second sub-display-substrate and the first substrate are oppositely arranged through a bonding process, and the second substrate in the second sub-display-substrate is close to the first substrate in the bonding process to form a display panel.
A structure of the display panel made by the manufacturing method of the display panel according to the present embodiment is shown in FIG. 5 , and its structure will not be described here.
The display panel manufactured by the manufacturing method of the display panel according to the embodiment is provided with two sub-pixel layers, the first orthographic projection of the first sub-pixel in the first sub-pixel layer on the first substrate and the second orthographic projection of the second sub-pixel in the second sub-pixel layer on the first substrate do not overlap, and the pixel pitch between adjacent first sub-pixels and second sub-pixels can be reduced without changing the pixel interval of the sub-pixels in each sub-pixel layer, thereby improving PPI of the display substrate. The method does not need to modify the manufacturing process, is simple in process and easy to realize, thereby reducing the process difficulty of manufacturing the high-resolution display panel.
FIG. 9 shows a flowchart of a manufacturing method of a display panel according to yet another embodiment of the present disclosure. As shown in FIG. 9 , the method includes:
Forming a first sub-pixel layer on a first substrate, the first sub-pixel layer comprising a plurality of first sub-pixels;
Arranging a third substrate and the first substrate oppositely to form a first sub-display-substrate;
Forming a second sub-pixel layer on the third substrate, wherein the second sub-pixel layer comprises a plurality of second sub-pixels;
Arranging the packaging structure and the second substrate oppositely to form a second sub-display-substrate; and
Arranging the first sub-display-substrate and the second sub-display-substrate oppositely, in which the first orthographic projection of the first sub-pixel on the first substrate and the second orthographic projection of the second sub-pixel on the first substrate do not overlap.
In the method according to the embodiment, the second substrate is packaged by the third substrate and the second substrate is packaged by the packaging structure. In addition, in the bonding process, the second sub-display-substrate and the first sub-display-substrate are arranged to opposite to each other, and the second substrate in the second sub-display-substrate is close to the first substrate to form the display panel.
The structure of the display panel made by the manufacturing method of the display panel according to the embodiment is shown in FIG. 6 , and the structure thereof will not be described here.
The display panel manufactured by the manufacturing method of the display panel according to the embodiment is provided with two sub-pixel layers, the first orthographic projection of the first sub-pixel in the first sub-pixel layer on the first substrate and the second orthographic projection of the second sub-pixel in the second sub-pixel layer on the first substrate do not overlap, and the pixel pitch between adjacent first sub-pixels and second sub-pixels can be reduced without changing the pixel interval of the sub-pixels in each sub-pixel layer, thereby improving PPI of the display substrate. The method does not need to modify the manufacturing process, is simple in process and easy to realize, thereby reducing the process difficulty of manufacturing the high-resolution display panel.
The above description is merely an exemplary embodiment of the present disclosure and is not intended to limit the scope of protection of the present disclosure, which is determined by the appended claims.
Claims as granted
5 claimsLog in to read the claims of this application.
Log in to unlockClassifications
2 codes- H01L27/12
- H01L27/32
Claim changes
SoonSee which claims were amended, added or cancelled during examination, with every added and removed word marked.
The published claims of this application are not paired with the granted ones in what we hold.
File wrapper
See the full prosecution history — every USPTO and applicant action on this file, in order.
Log in to unlockDocuments
Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.
Log in to unlockChain of title
See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.
Log in to unlock