USPatent applicationPatented

Power supply apparatus and magnetic resonance imaging system

Granted 22 Dec 2020 · no office action yet

Current assignee: Siemens Healthineers Ltd. · originally Siemens AG

Law firm: Law firm · Log in to unlock

Attorney: Attorney · Log in to unlock

Inventors: Shu Du, Wen Ming Li, JianMin Wang, Tong Tong · Examiner: Gregory H Curran · AU 2852 · TC 2800

Life of the application

9 dated events
⤢ drag to zoom20202022202420262028203020322034203620382040ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

A power supply apparatus for a magnetic resonance apparatus has a power supply terminal module with a power supply unit and a reference voltage pull-down unit, and a load terminal module with a voltage comparator connected to a load power-feed terminal, which compares a nominal voltage and an actual voltage of the load power-feed terminal. A counter begins counting when the actual voltage is lower than the nominal voltage, and keeps its count unchanged when the actual voltage is equal to the nominal voltage, and emits a signal corresponding to the count to a digital-to-analog converter, connected to a phase inverter, which converts the digital signal to a positive analog voltage. A phase inverter is connected to an output voltage reference terminal of the power supply unit, and inverts the phase of the analog voltage to produce a negative analog voltage that compensates voltage drop loss on a cable between the power supply and the load power-feed terminal.

Description

9 parts
BACKGROUND OF THE INVENTION
›Field of the Invention

The present invention relates to the technical field of magnetic resonance, in particular to a power supply apparatus and a magnetic resonance imaging system embodying such a power supply.

›Description of the Prior Art

In a magnetic resonance imaging (MRI) system, there will generally be special power supply unit modules that supply power to various components in the system, such as a preamplifier (abbreviated LNA) of an RF receiving coil. In general, the power supply unit modules are distributed in a cabinet outside the magnetic resonance examination room, or are distributed at a side of the scanner between devices, or in other positions. Regardless of the type of distribution, there will be a relatively long length of cable between the LNA and the power supply unit module that supplies power to the LNA. When the RF coil is operating normally, the total current of the LNA of a multi-channel reception coil cannot be ignored. Due to cable loss, the total current of the LNA will experience a voltage drop along the cable, with the result that the LNA power-feed voltage is unable to attain the nominal voltage of the device, and in turn the performance of the LNA will be affected, e.g. the noise factor of the LNA will deteriorate.

›SUMMARY OF THE INVENTION

In view of the above, an object of the present invention is to provide a power supply apparatus and an MRI system that is able to compensate for a voltage drop loss on a cable between a power supply unit and a load power-feed terminal, to ensure the normal operation of the load.

In a first aspect, the present invention provides a power supply apparatus, having a power supply unit, connected to a load power-feed terminal, used for supplying power to a load, and a voltage comparator, having an input terminal connected to the load power-feed terminal, used for comparing a nominal voltage and an actual voltage of the load power-feed terminal. The power supply apparatus according to the invention further has a reference voltage pull-down unit, which includes a counter, a digital-to-analog converter, and a phase inverter. When the voltage comparator determines that the actual voltage is lower than the nominal voltage, the counter performs counting, and the digital-to-analog converter converts a digital signal, obtained by the counter and indicating a counting result, to a corresponding analog voltage. The phase inverter inverts the phase of this analog voltage, and the phase-inverted analog voltage is supplied to a reference terminal of the power supply unit.

In an embodiment, a negative input terminal of the voltage comparator is connected to the load power-feed terminal, and the nominal voltage is provided as an input to a positive input terminal of the voltage comparator, which compares voltages of the positive input terminal and negative input terminal thereof, so as to emit an output at a first level when the voltage of the negative input terminal thereof is lower than the voltage of the positive input terminal thereof, otherwise to emit the output at a second level.

In a further version of this embodiment, a load terminal module further has a first programmable logic controller, having an input terminal connected to an output terminal of the voltage comparator, and having an output terminal connected to the reference voltage pull-down unit. The load end module emits a first signal as an output thereof upon receiving the output of the components at the first level, the first signal controlling the counter so as to perform counting. The load end module emits as its output a second signal upon receiving the output from the comparator at the second level. The second signal controls the counter to keep the counting result unchanged.

In a further version of this embodiment, the first signal includes a trigger signal and a first control signal, and the second signal includes a second control signal. The first programmable logic controller has a first output terminal at which the trigger signal is emitted, and a second output terminal at which the first control signal and the second control signal are emitted. The first output terminal is connected to an input terminal of the counter. The reference voltage pull-down unit further has a second programmable logic controller, having a first input terminal connected to the second output terminal, and having an output terminal connected to an ENABLE terminal of the counter and to an ENABLE terminal of the digital-to-analog converter. The ENABLE terminal of the counter and the ENABLE terminal of the digital-to-analog converter to be in an enabled state upon receiving the first control signal, and the ENABLE terminal of the counter and the ENABLE terminal of the digital-to-analog converter are put in a locked state upon receiving the second control signal.

In a further version of this embodiment, the first programmable logic controller further has a third output terminal for at which a synchronization is emitted as an output signal, and the second programmable logic controller further has a second input terminal connected to the third output terminal.

In an embodiment, the digital-to-analog converter performs the digital-to-analog conversion according to a first formula:

V o =0.01 X ( D 0 +2 D 1 +4 D 2 + . . . +2 (n−1) D n−1 )

wherein 0 -D n−1 are digital signals emitted as outputs by the counter, V o is a positive analog voltage emitted as an output by the digital-to-analog converter, and n is the number of input terminals of the digital-to-analog converter.

In an embodiment, the phase inverter includes an operational amplifier, a feedback resistor and a grounding resistor. A positive input terminal of the operational amplifier is connected to a grounding terminal via the grounding resistor, a negative input terminal of the operational amplifier is connected to the output terminal of the digital-to-analog converter, the feedback resistor is connected between the negative input terminal and an output terminal of the operational amplifier, and the output terminal of the operational amplifier is coupled to the output voltage reference terminal.

In a further version of this embodiment, a first resistor is connected between the output voltage reference terminal of the power supply unit and an output terminal of the power supply unit, and the phase inverter further has a second resistor and/or a third resistor. The second resistor, if present, is disposed between the output voltage reference terminal and the output terminal of the operational amplifier. The third resistor, if present, is disposed between the negative input terminal of the operational amplifier and the output terminal of the digital-to-analog converter.

The load power-feed terminal can serve a power supply input terminal for a preamplifier in a magnetic resonance imaging system.

In a second aspect of the present invention, a magnetic resonance imaging system has a preamplifier and a power supply apparatus that supplies power to the preamplifier, wherein the power supply apparatus is as described above.

In summary, when the voltage of the load power-feed terminal is lower than the nominal voltage thereof, the load terminal module will output a trigger signal and a first control signal to the reference voltage pull-down unit. Upon receiving the trigger signal and the first control signal, the reference voltage pull-down unit will emit a gradually decreasing negative voltage as an output, thereby causing the reference terminal voltage to gradually decrease, and in turn causing the voltage of the load power-feed terminal to gradually rise, thereby compensating for a voltage drop loss on a cable between the power supply apparatus and the load power-feed terminal. This avoids a situation where the voltage of the load power-feed terminal is unable to attain the nominal voltage, and in turn ensures normal operation of the load.

›BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block circuit diagram of a power supply apparatus in an embodiment of the present invention.

FIG. 2 is a waveform diagram of a trigger signal and a digital-to-analog converter output voltage in an embodiment of the present invention.

›DESCRIPTION OF THE PREFERRED EMBODIMENTS · 1 of 4

As used herein, “schematic” means “serving as an instance, example or illustration”. Unless specifically stated as such, no drawing or embodiment described herein as “schematic” should be interpreted as a more preferred or more advantageous technical solution.

To make the drawings appear uncluttered, only those parts relevant to the present invention are shown schematically in the drawings; they do not represent the actual structure thereof as a product. Furthermore, to make the drawings appear uncluttered for ease of understanding, in the case of components having the same structure or function in certain drawings, only one of these is drawn schematically, or only one is marked.

The present invention provides a power supply apparatus, which may also be called a power supply unit processing apparatus; the apparatus may be used to supply power to various components in an MRI system, such as a preamplifier (abbreviated as LNA) in a coil, and of course may also be used to supply power in other fields or systems.

As shown in FIG. 1 , the apparatus has a power supply terminal module 1 and a load terminal module 2 . The power supply terminal module 1 has a power supply unit and a reference voltage pull-down unit 12 . The reference voltage pull-down unit 12 includes a counter 1222 , a digital-to-analog converter 1221 and a phase inverter, formed as a phase inverting sub-unit 121 . The counter 1222 and the digital-to-analog converter 1221 form a voltage generating sub-unit 122 . The load terminal module 2 comprises a voltage comparator 21 with an input terminal connected to a load power-feed terminal G 1 . The voltage comparator 21 compares a nominal voltage and an actual voltage of the load power-feed terminal G 1 .

The counter 1222 has output terminals connected to input terminals d 1 -d n of the digital-to-analog converter 1221 in a one-to-one manner, and starts counting when the actual voltage is lower than the nominal voltage, and keeps the counting result unchanged when the actual voltage is equal to the nominal voltage. The counter 1222 emits a digital signal corresponding to the counting result as an output.

The digital-to-analog converter 1221 has an output terminal connected to an input terminal of the phase inverter, and converts the digital signal to a corresponding positive analog voltage. The larger the digital signal is, the larger the positive analog voltage is.

The phase inverter 121 has an output terminal connected to an output voltage reference terminal Ref 1 of the power supply unit, and inverts the phase of the analog voltage so as to produce a negative analog voltage.

The power supply unit has an output terminal connected to the load power-feed terminal G 1 , and supplies power to a load. The power supply unit may be a DC-DC converter 11 . In that case, the output terminal of the power supply unit is an output terminal Out 11 of the DC-DC converter 11 , and the output voltage reference terminal of the power supply unit is the output voltage reference terminal Ref 1 of the DC-DC converter 11 .

The DC-DC converter 11 converts a DC voltage received by its own input terminal, i.e., a received high voltage, to a usable low voltage, and then emits the low voltage via its own output terminal. Ordinarily, the output voltage reference terminal Ref 1 of the output voltage of the DC-DC converter 11 is grounded, i.e. a reference voltage is 0, but in the present application the output voltage reference terminal Ref 1 is connected to the reference voltage pull-down unit 12 . When the actual voltage of the load power-feed terminal G 1 is lower than the nominal voltage, the reference voltage pull-down unit 12 emits a negative analog voltage, which gradually decreases, therefore the voltage of the output voltage reference terminal Ref 1 is a negative value and gradually decreases, so that the voltage value of the load power-feed terminal G 1 will gradually be pulled up. When the actual voltage of the load power-feed terminal is equal to the nominal voltage, the reference voltage pull-down unit 12 can keep the emitted negative analog voltage unchanged, thus keeping the voltage of an output voltage load terminal unchanged, thereby keeping the voltage of the load power-feed terminal G 1 at a high voltage value.

It will be understood that if a reference voltage apparatus or port is not specially mentioned, the reference voltage thereof is 0, e.g. the reference voltage of the load power-feed terminal G 1 is 0. Since the output terminal Out 11 of the DC-DC converter 11 and the load power-feed terminal G 1 are connected to an actual voltage input terminal of the voltage comparator 21 , a connection point can be marked as a first node J 1 . Since the load power-feed terminal G 1 (having a reference voltage of 0) is connected to the first node J 1 , the voltage of the load power-feed terminal G 1 is the voltage of the first node J 1 . At the same time, since the first node J 1 is connected to the output terminal of the DC-DC converter 11 , the voltage of the first node J 1 is the voltage of the output terminal of the DC-DC converter 11 relative to the output voltage reference terminal Ref 1 thereof, i.e. the voltage of the load power-feed terminal G 1 is the voltage of the output terminal of the DC-DC converter 11 relative to the output voltage reference terminal Ref 1 thereof.

The basic operating principles of the power supply apparatus are briefly as follows.

When the voltage comparator 21 in the load power-feed terminal G 1 compares the nominal voltage and the actual voltage of the load power-feed terminal G 1 , and the reference voltage pull-down unit 12 is then informed that the actual voltage is lower than the nominal voltage, the counter 1222 therein will begin counting, so as to generate a digital signal. The digital-to-analog converter 1221 will convert the digital signal to a negative analog voltage, and the phase inverter 121 inverts this negative analog voltage so as to produce a positive analog voltage. Since the higher the count is, the larger the digital signal is, the larger the positive analog voltage is, and the smaller the negative analog voltage is. Also, since the output terminal of the phase inverter 121 is connected to the output terminal of the power supply unit, the smaller the reference voltage of the power supply unit is, so that the voltage of the load power-feed terminal G 1 gradually increases. When the actual voltage of the load power-feed terminal G 1 increases to the nominal voltage, the counter 1222 stops counting, therefore the digital signal stays unchanged. Therefore, the positive analog voltage obtained by the digital-to-analog converter 1221 does not change, and the negative analog voltage obtained by the phase inverter 121 stays unchanged, hence the reference voltage of the output voltage reference terminal Ref 1 stays unchanged, thereby keeping the voltage of the load power-feed terminal G 1 at the nominal voltage.

›DESCRIPTION OF THE PREFERRED EMBODIMENTS · 2 of 4

In the power supply apparatus according to the present invention, the voltage comparator 21 compares the nominal voltage and the actual voltage of the load power-feed terminal G 1 . When the actual voltage is lower than the nominal voltage, the counter 1222 begins counting, generating a digital signal; the digital-to-analog converter 1221 converts the digital signal to a positive analog voltage, and the phase inverter 121 inverts the phase of the positive analog voltage to give a negative analog voltage, thereby reducing the reference voltage of the output voltage reference terminal, and in turn raising the voltage of the load power-feed terminal G 1 . When the actual voltage is equal to the nominal voltage, the results of the counter 1222 , the digital-to-analog converter 1221 and the phase inverter 121 all stay unchanged, therefore the voltage of the load power-feed terminal G 1 stays at the nominal voltage. Clearly, the present invention can compensate for a voltage drop loss on a cable between the power supply unit and the load power-feed terminal G 1 , avoiding a situation where the voltage of the load power-feed terminal G 1 is unable to attain the nominal voltage, and in turn ensuring normal operation of the load.

In some embodiments, a negative input terminal of the voltage comparator 21 is connected to the load power-feed terminal G 1 , and the nominal voltage is provided to a positive input terminal of the voltage comparator, which compares the voltages of the positive input terminal and negative input terminal thereof, and emits an output at a first level when the voltage of the negative input terminal thereof is lower than the voltage of the positive input terminal thereof, otherwise it emits the output at a second level. For example, the actual voltage value of the load power-feed terminal G 1 received by the negative input terminal is compared, by voltage comparator 21 , with the nominal voltage value received by the positive input terminal. When the actual voltage value is lower than the nominal voltage value, the voltage comparator 21 will emit its output at the first level (e.g. 1), and when the actual voltage value is equal to the normal voltage value, the voltage comparator 21 will emit the output at the second level (e.g. 0).

In some embodiments, the load terminal module 2 further has a first programmable logic controller 22 , having an input terminal connected to an output terminal of the voltage comparator 21 , and having an output terminal connected to the reference voltage pull-down unit 12 . The logic controller 22 emits a first signal upon receiving the comparator output at the first level, the first signal controlling the counter 1222 so as to perform counting. The logic controller 22 emits a second signal upon receiving the comparator output at the second level. The second signal controls the counter 1222 so as to keep the counting result thereof unchanged.

The logic in the first programmable logic controller 22 can be set by programming in advance, such that it emits the first signal upon receiving the first level and emits the second signal upon receiving the second level. Here, the load terminal module 2 includes the voltage comparator 21 and the first programmable logic controller 22 ; since the logic in the first programmable logic controller 22 can be set by programming in advance, the number of devices can be reduced, simplifying the circuitry.

The first signal may include a trigger signal and a first control signal, and the second signal may include a second control signal. The trigger signal triggers the counter 1222 so as to perform counting. The first control signal controls ENABLE terminals of the counter 1222 and the digital-to-analog converter 1221 so as to be in an enabled state, and the second control signal controls (sets) the ENABLE terminals of the counter 1222 and the digital-to-analog converter 1221 so as to be in a disabled state.

Correspondingly, the first programmable logic controller 22 has a first output terminal Out 22 - 1 for emitting the trigger signal, and a second output terminal Out 22 - 2 for emitting the first control signal and the second control signal. The first output terminal Out 22 - 1 is connected to an input terminal of the counter 1222 . The first output terminal Out 22 - 1 of the first programmable logic controller 22 emits the trigger signal, and the second output terminal Out 22 - 2 emits the first control signal and the second control signal.

The reference voltage pull-down unit 12 further has a second programmable logic controller 1223 . The second programmable logic controller 1223 has a first input terminal In 1223 - 1 connected to the second output terminal Out 22 - 2 , and has an output terminal connected to an ENABLE terminal EN 2 of the counter and to an ENABLE terminal EN 1 of the digital-to-analog converter. The second programmable logic controller 1233 causes the ENABLE terminal EN 2 of the counter 1222 and the ENABLE terminal EN 1 of the digital-to-analog converter 1221 to be in an enabled state upon receiving the first control signal, and to cause the ENABLE terminal EN 2 of the counter 1222 and the ENABLE terminal EN 1 of the digital-to-analog converter 1221 to be in a locked state upon receiving the second control signal.

The counter 1222 can perform counting only when the ENABLE terminal EN 2 of the counter 1222 is in an enabled state, and stops counting when in a disabled state, with the counting result staying unchanged. Digital-to-analog conversion can be performed only when the ENABLE terminal EN 1 of the digital-to-analog converter 1221 is in an enabled state; when it is in a disabled state, the digital-to-analog conversion stops.

The counter 1222 , the second programmable logic controller 1223 and the digital-to-analog converter 1221 form the voltage generating sub-unit 122 , while the phase inverter forms the phase inverting sub-unit 121 . The voltage generating sub-unit 122 and the phase inverting sub-unit 121 are connected in sequence to form the reference voltage pull-down unit 12 , wherein the voltage generating sub-unit 122 is responsible for generating a gradually increasing positive voltage, and the phase inverting sub-unit 121 is responsible for inverting the gradually increasing positive voltage, so as to obtain a gradually decreasing negative voltage.

›DESCRIPTION OF THE PREFERRED EMBODIMENTS · 3 of 4

The counter 1222 may be a 4-bit counter, and can have 16 counting results within one counting cycle. The digital-to-analog converter 1221 can generate 16 positive analog voltages on the basis of these 16 counting results. When the counter 1222 is a 4-bit counter, the number of output terminals thereof may be 4, but may also be more than 4; since the input terminals d 1 -d n of the digital-to-analog converter 1221 are connected to the output terminals of the counter 1222 in a one-to-one manner, the number of input terminals of the digital-to-analog converter 1221 may be 4, but may also be more than 4, e.g. 8.

The digital-to-analog converter 1221 may perform digital-to-analog conversion according to

V o =0.01 X ( D 0 +2 D 1 +4 D 2 + . . . +2 (n−1) D n−1 )

wherein D 0 -D n−1 are digital signals emitted by the counter 1222 , V o is an analog voltage emitted by the digital-to-analog converter 1221 , and n is the number of input terminals of the digital-to-analog converter 1221 .

For example, when the counting result is 0001, a digital-to-analog conversion result is 0.16 and, when the counting result is 0010, the digital-to-analog conversion result is 0.32; clearly, the higher the count is, the larger the analog voltage obtained by digital-to-analog conversion.

The first programmable logic controller 22 can further have a third output terminal Out 22 - 3 for emitting a synchronization signal, and the second programmable logic controller 1223 can further have a second input terminal In 1223 - 2 connected to the third output terminal Out 22 - 3 . The second input terminal In 1223 - 2 is connected to the third output terminal Out 22 - 3 . Upon receiving the first level, the first programmable logic controller 22 also transmits a synchronization signal to the second programmable logic controller 1223 , in order to synchronize the first programmable logic controller 22 and the second programmable logic controller 1223 . Each time the load terminal module 2 sends out a trigger signal, the counter 1222 in the reference voltage pull-down unit 12 counts 1.

Here, the method of raising the voltage of the load power-feed terminal G 1 until the voltage of the load power-feed terminal G 1 attains the nominal voltage by program control facilitates integration with other digital function modules, avoiding complex analog feedback circuitry, and is easy to implement; moreover, the design of the circuitry is made more flexible by means of program control.

In some embodiments, the phase inverter 121 has an operational amplifier 1211 , a feedback resistor Rf and a grounding resistor R 4 . A positive input terminal of the operational amplifier 1211 is connected to a grounding terminal via the grounding resistor R 4 . A negative input terminal of the operational amplifier 1211 is connected to the output terminal of the digital-to-analog converter 1221 . The feedback resistor Rf is connected between the negative input terminal and an output terminal of the operational amplifier 1211 . The output terminal of the operational amplifier 1211 is coupled to the output voltage reference terminal Ref 1 .

Here, the phase inverter 121 includes an op-amp 1211 , the feedback resistor Rf and the grounding resistor R 4 . In order to further facilitate adjustment of the reference voltage, it is also possible to provide a first resistor R 1 , a second resistor R 2 and a third resistor R 3 , i.e. the phase inverter 121 further comprises the first resistor R 1 , the second resistor R 2 and/or the third resistor R 3 . The first resistor R 1 is disposed between the output voltage reference terminal Ref 1 of the power supply unit and the output terminal Out 11 of the power supply unit. The second resistor R 2 is disposed between the output voltage reference terminal Ref 1 and the output terminal of the operational amplifier 1211 . The third resistor R 3 is disposed between the negative input terminal of the operational amplifier 1211 and the output terminal of the digital-to-analog converter 1221 .

Based on the addition of the second resistor R 2 and the third resistor R 3 , a relationship among an output voltage V o of the digital-to-analog converter 1221 , a reference voltage V Ref1 of the output voltage reference terminal Ref 1 and a voltage V c of the load power-feed terminal G 1 may be expressed as:

V c = ( 1 + R ⁢ ⁢ 1 R ⁢ ⁢ 2 ) · V Ref ⁢ ⁢ 1 + R ⁢ ⁢ 1 R ⁢ ⁢ 2 · R ⁢ ⁢ f R ⁢ ⁢ 3 · V o

wherein R 1 is the first resistor, R 2 is the second resistor, R 3 is the third resistor and Rf is the feedback resistor.

By adjusting the various resistors above, the voltage V c of the load power-feed terminal G 1 and the output voltage V o of the digital-to-analog converter 1221 can be made to satisfy the relation: V c =7.2+V o .

As shown in table 1 below, within one counting cycle, the counter 1222 counts 1 each time it receives a rising edge, i.e. a trigger signal, transmitted by the first programmable logic controller 22 , i.e. a counting result increases by 1. Digital signals received by 8 input terminals of the digital-to-analog converter 1221 correspond to the counting result of the counter 1222 . The digital-to-analog converter 1221 performs digital-to-analog conversion according to the received digital signals, to obtain an analog voltage. As shown in FIG. 2 , as the counting result increases, the value of the analog voltage gradually increases, and for each 1 counted, the analog voltage increases by 0.16. In FIG. 2 , the square wave is the trigger signal, and the stepped wave is the gradually increasing analog voltage. The voltage V c of the load power-feed terminal G 1 and the output voltage V o of the digital-to-analog converter 1221 satisfy the relation: V c =7.2+V o , so the voltage V c of the load power-feed terminal G 1 , i.e. V out rises in steps from 7.2 V. This process can also be seen in table 1 below; the output voltage rises all the way to 9.60 V, until a sixteenth clock signal.

Table 1 above, the last column is an actual voltage value obtained by measuring the voltage of the load power-feed terminal G 1 ; the difference between the actual voltage value and the theoretical voltage value is very small, and can be ignored.

›DESCRIPTION OF THE PREFERRED EMBODIMENTS · 4 of 4

It will be understood that when the power supply apparatus in the present application is used in a preamplifier of an MRI system, the load power-feed terminal G 1 is a power supply input terminal of the preamplifier in the MRI system.

The present invention also provides an MRI system having a preamplifier, and a power supply apparatus as described above that supplies power to the preamplifier.

Although modifications and changes may be suggested by those skilled in the art, it is the intention of the Applicant to embody within the patent warranted hereon all changes and modifications as reasonably and properly come within the scope of the Applicant's contribution to the art.

›Tables in the description — 1
TABLE 1 — Data correspondence table Power Step up
CounterDACCalculateMeasurement [V]
QdQcQbQad7d6d5d4d3d2d1d0Vo = 0.01 × Σ(2{circumflex over ( )}n · di) [V]Vout = 7.2 + Vo [V]Vout
1↑0000000000000.007.207.20
2↑0001000100000.167.367.31
3↑0010001000000.327.527.47
4↑0011001100000.487.687.63
5↑0100010000000.647.847.80
6↑0101010100000.808.007.95
7↑0110011000000.968.168.11
8↑0111011100001.128.328.26
9↑1000100000001.288.468.44
10↑1001100100001.448.648.60
11↑1010101000001.608.808.75
12↑1011101100001.768.968.91
13↑1100110000001.929.129.07
14↑1101110100002.089.289.23
15↑1110111000002.249.449.39
16↑1111111100002.409.609.54

Claims as granted

10 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

2 codes
IPC · International Patent Classification
Section G — Physics
  • G01R33/36
Section H — Electricity
  • H03K5/24

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomJul 2019Oct 2019Jan 2020Apr 2020Jul 2020Oct 2020Jan 2021USPTOApplicantNotice of allowance
USPTOApplicanthover for detail · click to open
Pendency
1.6 y
571 days filing → grant
Office actions
0
none on record
Examiner
Gregory H Curran
art unit 2852 · TC 2800
Citations: 3 back · 0 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

⤢ drag to zoom20202022202420262028203020322034203620382040Owner 2Owner 3
Titlehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock