USPatent applicationPatented

Internal voltage-canceling circuit and USB device using the same

Granted 21 Sep 2021 · 1 office action

Life of the application

9 dated events
⤢ drag to zoom20202022202420262028203020322034203620382040ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

A protection circuit of a USB device can interrupt and restore the electrical coupling between a first interface and a second interface of the USB device as a user requires. A controlling module of the protection circuit outputs a first low-level signal or a second high-level signal according to a user operation, a switching module thereby connects or disconnects the first interface to or from the second interface according to the signal received. A USB device is also disclosed.

Description

5 parts
›FIELD

The subject matter herein generally relates to protection circuit and USB device using the same.

›BACKGROUND

Some electronic products use the universal serial bus (USB) interface for data and power transmission. However, the USB will directly output a voltage when connected to a charging source, an electric shock may occur.

Therefore there is a room for improvement.

›BRIEF DESCRIPTION OF THE DRAWINGS

Implementations of the present disclosure will now be described, by way of embodiment, with reference to the attached figures.

FIG. 1 is a schematic diagram of an embodiment of a USB device.

FIG. 2 is another schematic diagram of an embodiment of the USB device.

FIG. 3 is a circuit diagram of an embodiment of the USB device of FIG. 1 .

›DETAILED DESCRIPTION · 1 of 2

It will be appreciated that for simplicity and clarity of illustration, where appropriate, reference numerals have been repeated among the different figures to indicate corresponding or analogous elements. Additionally, numerous specific details are set forth in order to provide a thorough understanding of the embodiments described herein. However, it will be understood by those of ordinary skill in the art that the embodiments described herein can be practiced without these specific details. In other instances, methods, procedures, and components have not been described in detail so as not to obscure the related relevant feature being described. The drawings are not necessarily to scale and the proportions of certain parts may be exaggerated to better illustrate details and features. The description is not to be considered as limiting the scope of the embodiments described herein.

Several definitions that apply throughout this disclosure will now be presented.

The term “coupled” is defined as connected, whether directly or indirectly through intervening components, and is not necessarily limited to physical connections. The connection can be such that the objects are permanently connected or releasably connected. The term “comprising” means “including, but not necessarily limited to”; it specifically indicates open-ended inclusion or membership in a so-described combination, group, series, and the like.

FIGS. 1 and 2 illustrate a universal serial bus (USB) device (device 100 ) in accordance with an embodiment of the present disclosure.

The device 100 includes a protection circuit 10 , a first interface 20 , and a second interface 30 .

The first interface 20 is electrically coupled to a power supply 200 , and the second interface 30 is used to pass current to an external device (not shown).

The protection circuit 10 is electrically coupled between the first interface 20 and the second interface 30 . The protection circuit 10 controls a connection between the first interface 20 and the second interface 30 according to an operation of a user.

When the protection circuit 10 turns on the connection between the first interface 20 and the second interface 30 , the power supply 200 outputs voltage to supply power to the external devices through the first interface 20 and the second interface 30 .

In at least one embodiment, the protection circuit 10 includes a controlling module 12 and a switching module 14 .

The controlling module 12 outputs signal controlling different level states according to an operation of the user.

The switching module 14 is electrically coupled between the first interface 20 and the second interface 30 . The switching module 14 receives the signal from the controlling module 12 and turns the connection between the first interface 20 and the second interface 30 on or off according to the signal.

For example, when the controlling module 12 outputs the signal at low-voltage level, such as logic 0, the switching module 14 turns on the connection between the first interface 20 and the second interface 30 . When the controlling module 12 outputs the signal at a high-voltage level, such as logic 1, the switching module 14 turns off the connection between the first interface 20 and the second interface 30 .

Therefore, the protection circuit 10 can control the connection between the first interface 20 and the second interface 30 under the operation of the user, electric shocks can be avoided.

FIG. 3 illustrates a circuit diagram of the device 100 in accordance with an embodiment of the present disclosure.

The first interface 20 includes a power pin Vcc 1 , a data pin D 1 +, a data pin D 1 −, and a ground pin GND 1 . The second interface 30 includes a power pin Vcc 2 , a data pin D 2 +, a data pin D 2 −, and a ground pin GND 2 .

In at least one embodiment, the first interface 20 and the second interface 30 can be USB interfaces.

The switching module 14 includes a switching unit 14 a , a switching unit 14 b , and a switching unit 14 c.

The switching unit 14 a is electrically coupled between the power pin Vcc 1 of the first interface 20 and the power pin Vcc 2 of the second interface 30 . The switching unit 14 b is electrically coupled between the data pin D 1 + of the first interface 20 and the data pin D 2 + of the second interface 30 , and the switching unit 14 c is electrically coupled between the data pin D 1 − of the first interface 20 and the data pin D 2 − of the second interface 30 . The ground pin GND 1 of the first interface 20 is electrically coupled to the ground pin GND 2 of the second interface 30 .

In at least one embodiment, the switching unit 14 a includes two electronic switches Q 1 and Q 2 and two resistors R 1 and R 2 .

A first terminal of the electronic switch Q 1 is electrically coupled to the controlling module 12 , a second terminal of the electronic switch Q 1 is grounded, and a third terminal of the electronic switch Q 1 is electrically coupled to a first terminal of the electronic switch Q 2 through the resistor R 1 .

A second terminal of the electronic switch Q 2 is electrically coupled to the power pin Vcc 2 of the second interface 30 , and a third terminal of the electronic switch Q 2 is electrically coupled to the power pin Vcc 1 of the first interface 20 . The first terminal of the electronic switch Q 2 is electrically coupled to the power pin Vcc 1 of the first interface 20 through the resistor R 2 .

In at least one embodiment, the switching unit 14 b includes two electronic switches Q 3 and Q 4 and two resistors R 3 and R 4 .

A first terminal of the electronic switch Q 3 is electrically coupled to the controlling module 12 , a second terminal of the electronic switch Q 3 is grounded, and a third terminal of the electronic switch Q 3 is electrically coupled to a first terminal of the electronic switch Q 4 through the resistor R 3 .

A second terminal of the electronic switch Q 4 is electrically coupled to the data pin D 2 + of the second interface 30 , a third terminal of the electronic switch Q 4 is electrically coupled to the data pin D 1 + of the first interface 20 , and the first terminal of the electronic switch Q 4 is electrically coupled to the data pin D 1 + of the first interface 20 through the resistor R 4 .

›DETAILED DESCRIPTION · 2 of 2

In at least one embodiment, the switching unit 14 c includes two electronic switches Q 5 and Q 6 and two resistors R 5 and R 6 .

A first terminal of the electronic switch Q 5 is electrically coupled to the controlling module 12 , a second terminal of the electronic switch Q 5 is grounded, and a third terminal of the electronic switch Q 5 is electrically coupled to a first terminal of the electronic switch Q 6 through the resistor R 5 .

A second terminal of the electronic switch Q 6 is electrically coupled to the data pin D 2 − of the second interface 30 , a third terminal of the electronic switch Q 6 is electrically coupled to the data pin D 1 − of the first interface 20 , and the first terminal of the electronic switch Q 6 is electrically coupled to the data pin D 1 − of the first interface 20 through the resistor R 6 .

In at least one embodiment, the controlling module 12 includes a switch SW. The switch SW includes a first end and a second end.

The ground pin GND 2 of the second interface 30 is electrically coupled to the first end of the switch SW, the first terminal of each of the electronic switches Q 1 , Q 3 , and Q 5 is electrically coupled to the second end of the switch SW.

In at least one embodiment, the switch SW can be disposed on the second interface 30 .

In at least one embodiment, the electronic switches Q 1 -Q 6 can be P-type field effect transistors (P-FETs). The first terminal of the electronic switches Q 1 -Q 6 can be a gate of the P-FETs, the second terminal of the electronic switches Q 1 -Q 6 can be a drain of the P-FETs, and the third terminal of the electronic switches Q 1 -Q 6 can be a source of the P-FETs.

When pressed on the switch SW turns on the connections between the first terminals of the electronic switches Q 1 , Q 3 , and Q 5 and the ground pin GND 2 of the second interface 30 . The switch SW outputs the signal at low-voltage level to turn on the electronic switches Q 1 , Q 3 , and Q 5 , and the electronic switches Q 2 , Q 4 , and Q 6 are thereby turned on. Therefore, the power pin Vcc 1 of the first interface 20 is electrically coupled to the power pin Vcc 2 of the second interface 30 , and the data pin D 1 + of the first interface 20 is electrically coupled to the data pin D 2 + of the second interface 30 . The data pin D 1 − of the first interface 20 is electrically coupled to the data pin D 2 − of the second interface 30 , and the ground pin GND 1 of the first interface 20 is electrically coupled to the ground pin GND 2 of the second interface 30 .

When pressed off the switch SW turns off the connections between the first terminals of the electronic switches Q 1 , Q 3 , and Q 5 and the ground pin GND 2 of the second interface 30 . The switch SW outputs the signal at high-voltage level to turn off the electronic switches Q 1 , Q 3 , and Q 5 , and the electronic switches Q 2 , Q 4 , and Q 6 are thereby turned off. Therefore, the power pin Vcc 1 , the data pin D 1 +, and the data pin D 1 − of the first interface 20 are respectively disconnected from the power pin Vcc 2 , the data pin D 2 +, and the data pin D 2 − of the second interface 30 .

The protection circuit 10 can conveniently control the connection between the first interface 20 and the second interface 30 under the operation of the user.

Even though numerous characteristics and advantages of the present technology have been set forth in the foregoing description, together with details of the structure and function of the present disclosure, the disclosure is illustrative only, and changes may be made in the detail, especially in matters of shape, size, and arrangement of the parts within the principles of the present disclosure, up to and including the full extent established by the broad general meaning of the terms used in the claims. It will therefore be appreciated that the embodiments described above may be modified within the scope of the claims.

Claims as granted

19 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

4 codes
IPC · International Patent Classification
Section G — Physics
  • G06F13/40
  • G06F13/42
Section H — Electricity
  • H03K17/687
  • H02H7/20

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomApr 2019Jul 2019Oct 2019Jan 2020Apr 2020Jul 2020Oct 2020Jan 2021Apr 2021Jul 2021Oct 2021USPTOApplicantNon-final rejection
USPTOApplicanthover for detail · click to open
Pendency
2.4 y
880 days filing → grant
Office actions
1
non-final + final
Responses
1
no RCE
Examiner
Thienvu V Tran
art unit 2839 · TC 2800
Citations: 6 back · 0 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

⤢ drag to zoom20202022202420262028203020322034203620382040Owner 1
Titlehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock