Envelope tracking supply modulator topology for wipe-bandwidth radio frequency transmitter

This application claims the priority of U.S. Provisional Application No. 62/662,969, filed on Apr. 26, 2018, which is included herein by reference in its entirety.

In a conventional envelope tracking supply modulator (ETSM) architecture, a power management integrated circuit (PMIC) provides an envelope tracking supply voltage to a power amplifier within another chip. In addition, for a wide-bandwidth application such that the envelope tracking bandwidth is higher than 100 MHz, the ETSM requires high linearity, however, the parasitic inductance of a trace of a printer circuit board (PCB) and a capacitor load of the power amplifier induce inductive peaking at the envelope tracking supply voltage, and the inductive peaking degrades the performance and the efficiency of the ETSM. Therefore, how to provide a new ETSM architecture that can improve the performance of the ETSM is an important topic.

It is therefore an objective of the present invention to provide an ETSM topology that can reduce the parasitic inductance of the PCB and increase the linearity and performance of the ETSM, to solve the above-mentioned problems.

According to one embodiment of the present invention, a package comprises a linear amplifier and a power amplifier is provided, wherein the linear amplifier is configured to receive an envelope tracking signal to generate an amplified envelope tracking signal, and the power amplifier is supplied by an envelope tracking supply voltage comprising a DC supply voltage and the amplified envelope tracking signal, and the power amplifier is configured to receive an input signal to generate an output signal.

According to another embodiment of the present invention, a package comprising a first linear amplifier, a second linear amplifier, a first power amplifier and a second power amplifier is disclosed. In the chip, the first linear amplifier is configured to receive a first envelope tracking signal to generate an amplified first envelope tracking signal. The second linear amplifier is configured to receive a second envelope tracking signal to generate an amplified second envelope tracking signal. The first power amplifier is supplied by a first envelope tracking supply voltage comprising a first DC supply voltage and the amplified first envelope tracking signal, and is configured to receive a first input signal to generate a first output signal. The second power amplifier is supplied by a second envelope tracking supply voltage comprising a second DC supply voltage and the amplified second envelope tracking signal, and is configured to receive a second input signal to generate a second output signal.

These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.

FIG. 1 is a diagram illustrating a package, a chip, a die, a substrate or an integrated circuit according to one embodiment of the present invention.

FIG. 2 shows the input signal and the envelope tracking signal according to one embodiment of the present invention.

FIG. 3 shows the DC-coupled ETSM according to one embodiment of the present invention.

FIG. 4 shows the AC-coupled ETSM according to one embodiment of the present invention.

FIG. 5 is a diagram illustrating two chips, two modules, two dies, two substrates, two integrated circuits or two packages according to one embodiment of the present invention.

FIG. 6 is a diagram illustrating two chips, two modules, two dies, two substrates, two integrated circuits or two packages according to another embodiment of the present invention.

Certain terms are used throughout the following description and claims to refer to particular system components. As one skilled in the art will appreciate, manufacturers may refer to a component by different names. This document does not intend to distinguish between components that differ in name but not function. In the following discussion and in the claims, the terms “including” and “comprising” are used in an open-ended fashion, and thus should be interpreted to mean “including, but not limited to . . . ”. The terms “couple” and “couples” are intended to mean either an indirect or a direct electrical connection. Thus, if a first device couples to a second device, that connection may be through a direct electrical connection, or through an indirect electrical connection via other devices and connections.

FIG. 1 is a diagram illustrating a package, a chip, a die, a substrate or an integrated circuit according to one embodiment of the present invention. In the following description, the symbol 100 is used to represent a chip, however, the symbol 100 may be used to indicate a package, a die, a substrate (e.g. silicon substrate) or an integrated circuit in other embodiments. As shown in FIG. 1 , the chip 100 comprises a linear amplifier 112 , and a power amplifier 114 . In this embodiment, the chip 100 is coupled to a PMIC 102 , and the linear amplifier 112 and the power amplifier 114 serve as part of a transmitter for transmitting RF signal via at least one antenna.

The embodiment shown in FIG. 1 provides the ETSM topology comprising the PMIC 102 and the linear amplifier 112 within the chip 100 , and the PMIC 102 and the linear amplifier 112 are configured to generate an envelope tracking supply voltage VPA to the power amplifier 114 , and the power amplifier 114 uses the envelope tracking supply voltage VPA as a supply voltage to amplify an input signal TXin to generate an output signal TXout.

Specifically, the PMIC 102 is configured to generate a DC supply voltage VLA to the chip 100 , and the linear amplifier 112 receives an envelope tracking signal ETin to generate the envelope tracking supply voltage VPA based on the DC supply voltage VLA. Then, the power amplifier 114 uses the envelope tracking supply voltage VPA to amplify the input signal TXin to generate the output signal TXout. In this embodiment, the envelope tracking signal ETin may be provided by a baseband circuit external to the chip 100 . FIG. 2 shows the input signal TXin and the envelope tracking signal ETin according to one embodiment of the present invention, where the input signal TXin is an RF signal, and the envelope tracking signal ETin is at least partially follows an envelope of the input signal TXin.

In the embodiment shown in FIG. 1 , because the linear amplifier 112 and the power amplifier 114 are within the same chip 100 , and the envelope tracking supply voltage VPA is generated within the chip 100 , the envelope tracking supply voltage VPA will not suffer the inductive peaking induced by the parasitic inductance of the PCB. Therefore, the performance and efficiency of the power amplifier 114 will be better.

The ETSM topology shown in FIG. 1 may be DC-coupled mode or AC-coupled mode. FIG. 3 shows the DC-coupled ETSM according to one embodiment of the present invention. As shown in FIG. 3 , the chip 100 further comprises a supply voltage generator 310 , and the linear amplifier 112 receives the envelope tracking signal ETin to generate an amplifier envelope tracking signal VET, and the supply voltage generator 310 combines a DC supply voltage VDC generated by the PMIC 102 with the amplifier envelope tracking signal VET to generate the envelope tracking supply voltage VPA to the power amplifier 114 . FIG. 4 shows the AC-coupled ETSM according to one embodiment of the present invention. As shown in FIG. 4 , the chip 100 further comprises a supply voltage generator 410 and a capacitor C, and the linear amplifier 112 receives the envelope tracking signal ETin to generate an amplifier envelope tracking signal VET. The supply voltage generator 410 receives the amplifier envelope tracking signal VET via the capacitor C (i.e. receives AC components of the amplifier envelope tracking signal VET), and the supply voltage generator 410 combines the DC supply voltage VDC with the amplifier envelope tracking signal VET (AC components) to generate the envelope tracking supply voltage VPA to the power amplifier 114 .

FIG. 5 is a diagram illustrating at least two chips, two modules, two dies, two substrates, two integrated circuits or two packages according to another embodiment of the present invention. In the following description, each of the symbols 510 and 520 is used to represent a chip, however, the symbol 510 or 520 may be used to indicate a package, a chip, a die, a substrate or an integrated circuit, or the symbols 510 and 520 may be modules positioned within a chip or a package together in other embodiments. As shown in FIG. 5 , the chip 510 comprises a linear amplifier 512 , at least one power amplifier such as a plurality of power amplifiers 514 _ 1 - 514 _M and a supply voltage generator 516 . The chip 520 comprises a linear amplifier 522 , at least one power amplifier such as a plurality of power amplifiers 524 _ 1 - 524 _M and a supply voltage generator 526 . In this embodiment, the circuit shown in FIG. 5 supports multi-input multi-output (MIMO) beamforming technology, the chips 510 and 520 are coupled to a PMIC 502 , and the linear amplifiers 512 and 522 , the power amplifiers 514 _ 1 - 514 _M and 524 _ 1 - 524 _M, and the supply voltage generator 516 and 526 serve as part of a transmitter for transmitting RF signals via at least one antenna.

The embodiment shown in FIG. 5 provides the ETSM topology comprising the PMIC 502 and the linear amplifiers 512 and 522 respectively within the chips 510 and 520 . The PMIC 502 is configured to generate at least DC supply voltages VLA 1 and VLA 2 to the chips 510 and 520 , respectively. The linear amplifiers 512 and 522 use the DC supply voltages VLA 1 and VLA 2 as the supply voltage, and generate envelope tracking supply voltages VPA 1 and VPA 2 based on the envelope tracking signals ETin_ 1 and ETin_ 2 , respectively. In this embodiment, the linear amplifier 512 receives the envelope tracking signal ETin_ 1 to generate an amplifier envelope tracking signal VET 1 , and the supply voltage generator 516 combines a DC supply voltage VDC 1 generated by the PMIC 502 with the amplifier envelope tracking signal VET 1 to generate the envelope tracking supply voltage VPA 1 ; and the linear amplifier 522 receives the envelope tracking signal ETin_ 2 to generate an amplifier envelope tracking signal VET 2 , and the supply voltage generator 526 combines a DC supply voltage VDC 2 generated by the PMIC 502 with the amplifier envelope tracking signal VET 2 to generate the envelope tracking supply voltage VPA 2 . Then, the power amplifiers 514 _ 1 - 514 _M use the envelope tracking supply voltage VPA 1 as a supply voltage to amplify input signals TXin 1 _ 1 -TXin 1 _M to generate output signals TXout 1 _ 1 -TXout 1 _M, respectively, and the power amplifiers 524 _ 1 - 524 _M use the envelope tracking supply voltage VPA 2 as a supply voltage to amplify input signals TXin 2 _ 1 -TXin 2 _M to generate output signals TXout 2 _ 1 -TXout 2 _M, respectively. In this embodiment, M can be any suitable positive integer. In addition, the envelope tracking signals ETin 1 and ETin 2 may be provided by a baseband circuit external to the chips 510 and 520 .

In the embodiment shown in FIG. 5 , because the linear amplifier 512 and the power amplifiers 514 _ 1 - 514 _M are within the same chip 510 , and the linear amplifier 522 and the power amplifiers 524 _ 1 - 524 _M are within the same chip 520 , and the envelope tracking supply voltages VPA 1 and VPA 2 are generated within the chips 510 and 520 , respectively, the envelope tracking supply voltages VPA 1 and VPA 2 will not suffer the inductive peaking induced by the parasitic inductance of the PCB and the capacitor load of the power amplifier. Therefore, the performance and efficiency of the power amplifier 514 _ 1 - 514 _M and 524 _ 1 - 524 _M will be better.

FIG. 6 is a diagram illustrating at least two chips, two modules, two dies, two substrates, two integrated circuits or two packages according to another embodiment of the present invention. In the following description, each of the symbols 610 and 620 is used to represent a chip, however, each of the symbol 610 or 620 may be used to indicate a package, a chip, a die, a substrate or an integrated circuit, or the symbols 610 and 620 may be modules positioned within a chip or a package in other embodiments. As shown in FIG. 6 , the chip 610 comprises a linear amplifier 612 , at least one power amplifier such as a plurality of power amplifiers 614 _ 1 - 614 _M, two capacitors C 1 and C 2 , and a supply voltage generator 616 . The chip 620 comprises a linear amplifier 622 , at least one power amplifier such as a plurality of power amplifiers 624 _ 1 - 624 _M and a supply voltage generator 626 . In this embodiment, the circuit shown in FIG. 6 supports MIMO beamforming technology, the chips 610 and 620 are coupled to a PMIC 602 , and the linear amplifiers 612 and 622 , the power amplifiers 614 _ 1 - 614 _M and 624 _ 1 - 624 _M, and the supply voltage generator 616 and 626 serve as part of a transmitter for transmitting RF signals via at least one antenna.

The embodiment shown in FIG. 6 provides the ETSM topology comprising the PMIC 602 and the linear amplifiers 612 and 622 respectively within the chips 610 and 620 . The PMIC 602 is configured to generate at least DC supply voltages VLA 1 and VLA 2 to the chips 610 and 620 , respectively. The linear amplifiers 612 and 622 use the DC supply voltages VLA 1 and VLA 2 as the supply voltage, and generate envelope tracking supply voltages VPA 1 and VPA 2 based on the envelope tracking signals ETin_ 1 and ETin_ 2 , respectively. In this embodiment, the linear amplifier 612 receives the envelope tracking signal ETin_ 1 to generate an amplifier envelope tracking signal VET 1 , and the supply voltage generator 616 combines a DC supply voltage VDC 1 generated by the PMIC 602 with the amplifier envelope tracking signal VET 1 (AC components) to generate the envelope tracking supply voltage VPA 1 ; and the linear amplifier 622 receives the envelope tracking signal ETin_ 2 to generate an amplifier envelope tracking signal VET 2 , and the supply voltage generator 626 combines a DC supply voltage VDC 2 generated by the PMIC 602 with the amplifier envelope tracking signal VET 2 (AC components) to generate the envelope tracking supply voltage VPA 2 . Then, the power amplifiers 614 _ 1 - 614 _M use the envelope tracking supply voltage VPA 1 as a supply voltage to amplify input signals TXin 1 _ 1 -TXin 1 _M to generate output signals TXout 1 _ 1 -TXout 1 _M, respectively, and the power amplifiers 624 _ 1 - 624 _M use the envelope tracking supply voltage VPA 2 as a supply voltage to amplify input signals TXin 2 _ 1 -TXin 2 _M to generate output signals TXout 2 _ 1 -TXout 2 _M, respectively. In this embodiment, M can be any suitable positive integer. In addition, the envelope tracking signals ETin 1 and ETin 2 may be provided by a baseband circuit external to the chips 610 and 620 .

In the embodiment shown in FIG. 6 , because the linear amplifier 612 and the power amplifiers 614 _ 1 - 614 _M are within the same chip 610 , and the linear amplifier 622 and the power amplifiers 624 _ 1 - 624 _M are within the same chip 620 , and the envelope tracking supply voltages VPA 1 and VPA 2 are generated within the chips 610 and 620 , respectively, the envelope tracking supply voltages VPA 1 and VPA 2 will not suffer the inductive peaking induced by the parasitic inductance of the PCB and the capacitor load of the power amplifier. Therefore, the performance and efficiency of the power amplifier 614 _ 1 - 614 _M and 624 _ 1 - 624 _M will be better.

Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.