USPatent applicationPatented

Method for forming patterns

Granted 6 Apr 2021 · 2 office actions

Life of the application

11 dated events
⤢ drag to zoom2020202220242026202820302032203420362038ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

A method for forming patterns is provided in the present invention. The process includes the steps of using a first mask to perform a first exposure process to a photoresist, using a second mask to perform a second exposure process to the photoresist, wherein the corners of the second opening patterns in the second mask and the corners of the first opening patterns in the first mask overlap each other, and performing a development process to remove the unexposed portions of the photoresist in the two exposure processes to form staggered hole patterns therein.

Description

5 parts
›BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention generally relates to a semiconductor process for forming hole patterns, and more specifically, to a semiconductor process adopting litho-litho-etch (LLE) double patterning scheme to form hole patterns.

2. Description of the Prior Art

As the semiconductor technology progresses and the application field of memory devices becomes wider and wider, the manufacture of high-capacity memory devices requires higher circuit integration, at the same time, without degrading the electrical property of the devices. For this requirement, many researches about improving current photolithography processes, memory cell structures and their physical properties are in full swing.

When the dimension of a contact hole is below 50 nm, it is very difficult to define microscopic contact hole patterns through current single ArF laser exposure processes, even by adopting an immersion lithography process. Therefore, in current industry, contact hole patterns are usually defined and formed by adopting a double patterning process, such as litho-litho-etch (LLE) process, litho-freeze-litho-etch (LFLE) process, or self-aligned double patterning (SADP) process, in order to define feature patterns having a resolution beyond current photolithographic limits without the use of advanced photolithography tools, such as EUV photolithography tools.

›SUMMARY OF THE INVENTION

What the present invention discloses is an improved litho-litho-etch (LLE) semiconductor patterning process used specifically for forming staggered hole patterns, such as contact hole patterns densely arranged in memory devices.

The objective of the present invention is to provide a method for forming patterns, including the steps of: providing a photoresist; performing a first exposure process using a first photomask to the photoresist, wherein the first photomask is provided with first opening patterns in an array; performing a second exposure process using a second photomask to the photoresist, wherein the second photomask is provided with second opening patterns in an array, and each corner of the second opening patterns overlaps each corner of the first opening patterns; and performing a development process to remove portions of the photoresist unexposed in the first exposure process and the second exposure process, so that staggered hole patterns are formed in the photoresist.

These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.

›BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings are included to provide a further understanding of the embodiments, and are incorporated in and constitute apart of this specification. The drawings illustrate some of the embodiments and, together with the description, serve to explain their principles. In the drawings:

FIG. 1 is a top view illustrating the rectangular opening patterns in a first photomask and a second photomask in accordance with one embodiment of the present invention;

FIG. 2 is a top view illustrating the overlapped rectangular opening patterns of the first photomask and the second photomask in accordance with one embodiment of the present invention;

FIG. 3 is a perspective view illustrating the photoresist during the two exposure processes and the development process in accordance with one embodiment of the present invention; and

FIG. 4 is a top view illustrating actual resulting photoresist patterns after the exposure processes and the development process using the first photomask and the second photomask to the photoresist in accordance with one embodiment of the present invention.

It should be noted that all the figures are diagrammatic. Relative dimensions and proportions of parts of the drawings have been shown exaggerated or reduced in size, for the sake of clarity and convenience in the drawings. The same reference signs are generally used to refer to corresponding or similar features in modified and different embodiments.

›DETAILED DESCRIPTION · 1 of 2

In the following detailed description of the present invention, reference is made to the accompanying drawings which form a part hereof and is shown by way of illustration and specific embodiments in which the invention may be practiced. These embodiments are described in sufficient details to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present invention. The following detailed description, therefore, is not to be taken in a limiting sense, and the scope of the present invention is defined by the appended claims.

Please refer to FIG. 1 first, wherein a top view illustrating rectangular opening patterns in a first photomask and a second photomask according a preferred embodiment of the present invention is illustrated. The present invention discloses a litho-litho-etch (LLE) method for forming patterns, wherein two photomasks (referred hereinafter as first photomask 10 and second photomask 20 respectively) are adopted in the method to perform an exposure process to the same photoresist and obtain the desired patterns in the photoresist. The first photomask 10 and the second photomask 20 are both provided with predetermined rectangular opening patterns, which are denoted respectively as 10 a and 20 a distributed on the photomask plane in regular arrangement in the figure. Please note that, although the first photomask 10 and the second photomask 20 in the figure are provided with identical rectangular opening patterns and arrangement, the rectangular opening patterns are staggered and may have different dimensions. These features may be more understanding with reference to later figures.

Please refer to FIG. 2 now. FIG. 2 is a top view illustrating the overlapped rectangular opening patterns 10 a and 20 a of the first photomask 10 and the second photomask 20 in accordance with one embodiment of the present invention. It can be seen in the figure that the rectangular opening patterns 10 a and 20 a of the first photomask 10 and the second photomask 20 have the same dimensions. However, since the relative positions of rectangular opening patterns 10 a and 20 a are shifted and staggered, each corner of the rectangular opening patterns 10 a would overlap each corner of the rectangular opening patterns 20 a . Therefore, there will be regions defined between the rectangular opening patterns 10 a and 20 a that would not be exposed in actual exposure processes.

Please refer to FIG. 3 now. FIG. 3 is a perspective view illustrating the resulting photoresist patterns after the exposure and development processes using the first photomask 10 and the second photomask 20 in accordance with one embodiment of the present invention. First, an etch target layer 30 , such as a substrate, is provided. The etch target layer 30 may include various doped regions and active regions, depending on the practical design requirement and configurations in the art. Other semiconductor substrate, such as epitaxial silicon substrate, silicon-germanium (SiGe) substrate or silicon-on-insulator (SOI) substrate, may also be adopted. In other embodiments, for example, in a process of forming contact holes in memory devices, the etch target layer 30 may be a hard mask layer (e.g. an amorphous silicon layer) with an underlying dielectric layer (e.g. an interlayer dielectric, ILD) for accommodating contact structures to be formed therein, and may have components such as word lines and bit lines formed therein in advance.

Thereafter, a layer of photoresist 40 is coated on the etch target layer 30 . The process of present invention adopts negative tone photoresist 40 . A first exposure process P 1 is then performed to the photoresist 40 by using the first photomask 10 to define the photoresist 40 with a first latent image, which is referred hereinafter as first exposure regions 40 a . Subsequently, a second exposure process P 2 is performed to the photoresist 40 by using the second photomask 20 to define the photoresist 40 with a second latent image, which is referred hereinafter as second exposure regions 40 b.

As shown in FIG. 2 , since each corner of the rectangular opening patterns 10 a in the first photomask 10 is overlapped with each corner of the rectangular opening patterns 20 a in the second photomask 20 , the corners of first exposure regions 40 a and the corners of second exposure regions 40 b defined in the photoresist 40 would also overlap each other after the first exposure process P 1 and the second exposure process P 2 . Therefore, the unexposed regions 40 c that are not exposed in the two exposure processes are defined in the photoresist 40 .

Subsequently, a development process P 3 is performed to the exposed photoresist. In this process, since the adopted photoresist 40 is negative photoresist, the internal composition of the photoresist would be cross-linked and polymerized after exposed to UV light, so that it would become insoluble in the developer solution. Therefore, the exposed portions of the negative photoresist would remain in the development process, while the unexposed portions would be dissolved. In the present invention, the property of the photoresist and the exposure energy are properly controlled, so that it may be cross-linked and cured by only one-time exposure. Therefore, the development process P 3 may remove the portions of unexposed regions 40 c in the photoresist 40 in the two exposure processes, so that the rectangular opening patterns 50 would be formed in a staggered arrangement as shown in the figure. The development process P 3 may go with a curing process to achieve better outcome.

Although the final developed pattern is shaped in the form of rectangular openings as shown in FIG. 3 , it should be noted that, in practice, the resulting opening pattern would be corner rounded into the desired hole patterns as shown in FIG. 4 after the development, wherein each hole pattern 60 is defined by two first rectangular opening patterns 10 a and two second rectangular opening patterns 20 a.

›DETAILED DESCRIPTION · 2 of 2

After the hole patterns 60 are formed in the photoresist 40 , an etch process is then performed to the etch target layer 30 using the photoresist 40 as an etch mask, so as to transfer the hole patterns 60 in the photoresist 40 into the etch target layer 30 . The etch target layer 30 with defined hole patterns 60 is then used as a hard mask to perform an etch process again to transfer the hole patterns 60 into the underlying ILD layer (not shown), so that staggered contact hole structures may be formed in the ILD layer. Since the ILD layer and the contact holes are not essential technical features of the present invention, they will not be shown in the figures for the simplicity of drawings.

Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.

Claims as granted

5 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

3 codes
IPC · International Patent Classification
Section G — Physics
  • G03F7/20
Section H — Electricity
  • H01L21/027
  • H01L21/3213

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomOct 2018Jan 2019Apr 2019Jul 2019Oct 2019Jan 2020Apr 2020Jul 2020Oct 2020Jan 2021Apr 2021USPTOApplicantNon-final rejectionResponse after non-finalResponse after final
USPTOApplicanthover for detail · click to open
Pendency
2.3 y
854 days filing → grant
Office actions
2
non-final + final
Responses
2
no RCE
Interviews
1
examiner interview summaries
Examiner
Kathleen Duda
art unit 1737 · TC 1700
Citations: 7 back · 1 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

⤢ drag to zoom2020202220242026202820302032203420362038Owner 1
Titlehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock