Low noise amplifier
Granted 29 Mar 2022 · 1 office action
Current assignee: DLG Electronics Technology (SHENZHEN) Co., Ltd. · originally Montage Technology
Law firm: Law firm · Log in to unlock
Attorney: Attorney · Log in to unlock
Inventors: Mingfu Shi, Jun Xu, Xinwu Cai, Shunfang Wu +2 · Examiner: Khanh V Nguyen · AU 2843 · TC 2800
Life of the application
10 dated eventsAbstract
A low noise amplifier includes a preamplifier, first differential amplifiers, second differential amplifiers, a signal adder, and a load circuit. The preamplifier receives an input signal, and amplifies the input signal to generate a first signal. The input signal and the first signal have the same phase. The first differential amplifiers receive the first signal and a first reference signal and generate a first output differential signal pair. The second differential amplifiers receive the input signal and a second reference signal and generate a second output differential signal pair. The signal adder adds up the first output differential signal pair and the second output differential signal pair. The load circuit is coupled to the signal adder, and generates a third output differential signal pair according to the addition result.
Description
7 parts›CROSS-REFERENCE TO RELATED APPLICATION
This application claims the priority benefit of China application serial no. 201911389432.5, filed on Dec. 30, 2019. The entirety of the above-mentioned patent application is hereby incorporated by reference herein and made a part of this specification.
›BACKGROUND OF THE INVENTION
1. Field of the Invention
The present application relates to a low noise amplifier, and particularly relates to a wideband low noise amplifier with single-to-differential conversion.
2. Description of Related Art
In the conventional art, a common source amplifier and a balun are commonly adopted in a low noise amplifier to realize single-to-differential conversion and low noise amplification at the same time. The common source amplifier is configured to process a single-ended signal. However, the performance of gain, impedance matching and noise figure provided by the common source amplifier are very sensitive to bonding condition of a chip, whereas bonding wire is an important component in a feedback structure of a conventional low noise amplifier. Besides, a common mode rejection ratio (CMRR) and a power supply rejection ratio (PSRR) of the conventional single-ended common source amplifier are worse and easily affected by noise on the power supply and the ground. Also, the feedback structure is commonly adopted in the conventional low noise amplifier to realize impedance matching. Such feedback structure requires a feedback path from an output end to an input end for wideband input impedance matching, so the low noise amplifier needs to provide a stable gain from the input end to the output end. Therefore, it is important to provide fixed load impedance at different working frequencies. For such reason, in the conventional wide band low noise amplifier, it is unacceptable to directly load an inductor-capacitor resonant tank (LC tank) or a passive mixer as a part of a feedback circuit. If an additional gain stage or amplifier is inserted between the low noise amplifier and a load whose impedance varies with frequency, extra power may be consumed and the linearity of signal may be limited.
›SUMMARY OF THE INVENTION
The embodiments of the present application provide a low noise amplifier capable of realizing wideband matching and single-to-differential conversion simultaneously. With noise cancellation under a differential mode, the low noise amplifier exhibits favorable noise performance, and is capable of undertaking a load whose impedance varies with frequency within the working frequency band while exhibiting favorable linearity and power supply rejection ration (PSRR) at high frequencies.
According to an embodiment of the present application, a low noise amplifier includes a preamplifier, a plurality of first differential amplifiers, a plurality of second differential amplifiers, a signal adder, and a load circuit. The preamplifier receives an input signal, and amplifies the input signal to generate a first signal. The input signal and the first signal have the same phase. The first differential amplifiers are coupled to the preamplifier's output, receive the first signal and a first reference signal as a first input differential signal pair, and generate a first output differential signal pair according to the first input differential signal pair. The second differential amplifiers receive the input signal and a second reference signal as a second input differential signal pair, and generate a second output differential signal pair according to the second input differential signal pair. The signal adder is coupled to the first differential amplifiers and the second differential amplifiers and configured to add up the first output differential signal pair and the second output differential signal pair to generate an addition result. The load circuit is coupled to the signal adder, and generates a third output differential signal pair according to the addition result.
In the low noise amplifier according to an embodiment of the present application, each of the first differential amplifiers includes a differential pair and a current source. The differential pair has a first input end to receive the first signal and has a second input end to receive the first reference signal. The current source is coupled between a common end of the differential pair and a reference voltage end, and provides a reference current between the common end of the differential pair and the reference voltage end. The differential pair has a first output end configured to generate a first output signal and a second output end configured to generate a second output signal, and the first output signal and the second output signal form the first output differential signal pair.
In the low noise amplifier according to an embodiment of the present application, each of the first differential amplifiers further includes a capacitor. The capacitor is coupled between the second input end of the differential pair and the reference voltage end to exhibit a low impedance at the working frequency.
The low noise amplifier according to an embodiment of the present application further includes a DC decoupling capacitor. The DC decoupling capacitor is coupled between the preamplifier and the first input end of the differential pair.
In the low noise amplifier according to an embodiment of the present application, each of the second differential amplifiers includes a differential pair and a current source. The differential pair has a first input end to receive the input signal and has a second input end to receive the second reference signal. The current source is coupled between a common end of the differential pair and a reference voltage end, and provides a reference current between the common end of the differential pair and the reference voltage end. The differential pair has a first output end configured to generate a first output signal and a second output end configured to generate a second output signal, and the first output signal and the second output signal form the second output differential signal pair.
In the low noise amplifier according to an embodiment of the present application, the preamplifier is a common gate amplifier or a noninverting amplifier which is capable of providing input impedance matching.
In the low noise amplifier according to an embodiment of the present application, the preamplifier includes a load, a transistor, and a current source. The load has a first end connected to a power supply. The transistor has a first end coupled to a second end of the load, a control end coupled to a reference voltage end via a capacitor, and a second end receiving the input signal. The current source is coupled between the second end of the transistor and the reference voltage end.
In the low noise amplifier according to an embodiment of the present application, the current source in the preamplifier is formed by an inductor or a coil.
In the low noise amplifier according to an embodiment of the present application, the load circuit includes a first resistor, a second resistor, and an inductor-capacitor resonant tank. The first resistor is connected between the power source voltage and a first output end of the signal adder. The second resistor is connected between the power source voltage and a second output end of the signal adder. The inductor-capacitor resonant tank is coupled between the first output end and the second output end of the signal adder.
Based on the above, in the low noise amplifier of the present application, the first differential amplifiers and the second differential amplifiers for two paths are disposed. By adding up the first output differential signal and the second output differential signal generated by the first differential amplifiers and the second differential amplifiers respectively, the signal can be enhanced, and the noise generated by the preamplifier may be entirely or partially canceled. As a result, the signal to noise ratio is increased and the signal quality is improved.
To make the above features and advantages of the invention more comprehensible, embodiments accompanied with drawings are described in detail as follows.
›BRIEF DESCRIPTION OF THE DRAWINGS
The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.
FIG. 1 is a block diagram illustrating a low noise amplifier according to an embodiment of the present application.
FIG. 2 is a schematic diagram illustrating a low noise amplifier according to another embodiment of the present application.
FIG. 3 is a schematic diagram illustrating a low noise amplifier according to the embodiment of FIG. 2 .
›DESCRIPTION OF THE EMBODIMENTS · 1 of 3
Reference will now be made in detail to the present preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
Referring to FIG. 1 , FIG. 1 is a block diagram illustrating a low noise amplifier 100 according to an embodiment of the present application. The low noise amplifier 100 includes a preamplifier 110 , a first differential amplifier 120 , a second differential amplifier 130 , a signal adder 140 , and a load circuit 150 . The preamplifier 110 receives an input signal Vin and amplifies the input signal Vin to generate a first signal V 1 . The input signal Vin and the first signal V 1 have the same phase. The number of the first differential amplifiers 120 may be plural. The first differential amplifiers 120 have a common input end to receive the first signal V 1 . In addition, the first differential amplifiers 120 also have a common first output end and a common second output end. The first output end and the second output end of the first differential amplifiers 120 respectively generate output signals VA 1 and VB 1 . The output signals VA 1 and VB 1 form a first output differential signal pair.
The number of the second differential amplifiers 130 may be also plural. The second differential amplifiers 120 have a common input end to receive the input signal Vin. Besides, the second differential amplifiers 130 also have a common third output end and a common fourth output end. The third output end and the fourth output end of the second differential amplifiers 130 respectively generate output signals VA 2 and VB 2 . The output signals VA 2 and VB 2 form a second output differential signal pair.
The signal adder 140 is coupled to the first output end and the second output end of the first differential amplifiers 120 . The signal adder 140 is also coupled to the third output end and the fourth output end of the second differential amplifiers 130 . The signal adder 140 receives the first output differential signal pair formed by the output signals VA 1 and VB 1 , and receives the second output differential signal pair formed by the output signals VA 2 and VB 2 . The signal adder 140 adds up the first output differential signal pair and the second output differential signal pair, thereby generating output signals VA 3 and VB 3 .
The output signals VA 3 and VB 3 are transmitted to the load circuit 150 . The load circuit 150 is coupled to the signal adder 140 , and generates a third output differential signal pair formed by output signals Vop and Von according to the output signals VA 3 and VB 3 .
In the exemplary embodiment, the noise generated by the preamplifier 110 is transferred to the input node and output node of the preamplifier 110 simultaneously. The noise on the first signal V 1 and the noise on the input signal Vin have opposite phases. By using the first differential amplifiers 120 , a first phase delay may be generated on the noise transferring from the first signal V 1 to the first output differential signal pair VA 1 and VB 1 . By using the second differential amplifiers 130 , a second phase delay may be generated on the noise transferring from the input signal Vin to the second output differential signal pair VA 2 and VB 2 . Under the condition that each first differential amplifier 120 and each second differential amplifier 130 have similar circuit structures, the first phase delay and the second phase delay are substantially equal. In addition, by designing or adjusting relative gain of the first differential amplifiers 120 and the second differential amplifiers 130 , amplitudes of the noise on the two paths' output may also be equal, wherein one path is a path from the preamplifier 110 through the first differential amplifier 120 to the signal adder 140 , the other path is a path from the second differential amplifier 130 to the signal adder 140 . Thus, through the addition performed by the signal adder 140 , the noise on the differential signals VA 1 and VB 1 and the noise on the differential signals VA 2 and VB 2 may cancel out each other and the output signals Vop and Von with low noise are generated by the load circuit. Therefore, the low noise amplifier cancels part of the noise in the process of signal amplification and addition, effectively reduces the noise figure and improves the signal quality.
In addition, in the embodiments of the present application, the process of single-to-differential conversion is performed by the first differential amplifiers 120 and the second differential amplifiers 130 . Therefore, the low noise amplifier 100 may be refrained from using a transformer or a balun to perform single-to-differential signal conversion. Accordingly, the circuit area can be effectively reduced.
Compared with the conventional low noise amplifiers, the low noise amplifier 100 according to the embodiment of the present application is refrained from using a feedback structure and therefore is capable of increasing the working frequency bandwidth. Besides, when it is required to reduce signal gain to attain a relatively greater dynamic range, the low noise amplifier 100 is able to maintain the noise cancellation and impedance matching by adjusting the number of the first differential amplifiers 120 and the second differential amplifiers 130 that are enabled.
Referring to FIG. 2 , FIG. 2 is a schematic diagram illustrating a low noise amplifier 200 according to another embodiment of the present application. The low noise amplifier 200 includes a preamplifier 210 , a first differential amplifier 220 , a second differential amplifier 230 , a signal adder 240 , and a load circuit 250 . The preamplifier 210 is a common gate amplifier. The preamplifier 210 includes a load Z 1 , a transistor M 3 and a current source IS 1 . A first end of the load Z 1 is connected to a power source voltage VDD, a second end of the load Z 1 is coupled to a first end of the transistor M 3 and generates a first signal V 1 . The load Z 1 is formed by an inductor LA 1 and a capacitor CA 1 connected in parallel. A control end (e.g., gate) of the transistor M 3 is coupled to a reference voltage end GND via the capacitor C 1 . In the embodiment, the reference voltage end GND may be a reference ground end. A second end of the transistor M 3 is coupled to a first end of the current source IS 1 , and receives the input signal Vin.
›DESCRIPTION OF THE EMBODIMENTS · 2 of 3
In addition, the current source IS 1 is coupled between the second end of the transistor M 3 and the reference voltage end GND.
Besides, the first differential amplifier 220 includes a differential pair 221 and a current source IS 2 . The differential pair 221 is formed by transistors M 4 and M 5 . A control end (e.g., gate) of the transistor M 4 is a first input end of the differential pair 221 and receives the first signal V 1 via a terminal E 1 . A control end (e.g., gate) of the transistor M 5 is a second input end of the differential pair 221 and is coupled to the reference voltage end GND via the capacitor C 2 . The control end of the transistor M 5 receives a first reference signal. A first end of the transistor M 4 is coupled to a terminal E 3 , and a first end of the transistor M 5 is coupled to a terminal E 4 . The terminals E 3 and E 4 may respectively be a first output end and a second output end of the differential pair 221 . The differential pair 221 may respectively provide an output current signal IA 1 and an output current signal IB 1 to the terminals E 3 and E 4 . A second end of the transistor M 4 and a second end of the transistor M 5 are coupled together and serve as a common end of the differential pair 221 . The current source IS 2 is connected between the second ends of the transistors M 4 and M 5 and the reference voltage end GND and is configured to provide a reference current between the common end of the differential pair 221 and the reference voltage end GND.
The number of the first differential amplifiers 220 may be plural, and the first differential amplifiers 220 have the same circuit structure. The first differential amplifiers 220 share the terminal E 1 as the input end, share the terminal E 3 as the first output end, and share the terminal E 4 as the second output end.
The second differential amplifier 230 includes a differential pair 231 and a current source IS 3 . The differential pair 231 is formed by transistors M 1 and M 2 . In addition, a control end (e.g., gate) of the transistor M 1 is a first input end of the differential pair 231 and receives the input signal Vin via a terminal E 2 . A control end (e.g., gate) of the transistor M 2 is a second input end of the differential pair 231 and is coupled to the reference voltage end GND via a capacitor C 3 . The control end of the transistor M 2 receives a second reference signal. A first end of the transistor M 1 is coupled to the terminal E 3 , and a first end of the transistor M 2 is coupled to the terminal E 4 . The terminals E 3 and E 4 may respectively be a first output end and a second output end of the differential pair 231 . The differential pair 231 may respectively provide an output current signal IA 2 and an output current signal IB 2 to the terminals E 3 and E 4 . Second ends of the transistors M 1 and M 2 are coupled together and serve as a common end of the differential pair 231 . The current source IS 3 is connected between the second ends of the transistors M 1 and M 2 and the reference voltage end GND and is configured to provide a reference current between the common end of the differential pair 231 and the reference voltage end GND.
The number of the second differential amplifiers 230 may be also plural, and the second differential amplifiers 230 have the same circuit structure. The second differential amplifiers 230 share the terminal E 2 as the input end, share the terminal E 3 as the first output end, and share the terminal E 4 as the second output end. In addition, the phase delays of signal transfer caused by the first differential amplifiers 220 and the second differential amplifiers 230 are the same.
In the embodiment, the signal adder 240 is formed by the terminals E 3 and E 4 . The output current signals IA 1 and IB 1 generated by the first differential amplifiers 220 and the output current signals IA 2 and IB 2 generated by the second differential amplifiers 230 are added up by sharing output terminals E 3 and E 4 . The addition result generated by the signal adder 240 is provided to the load circuit 250 . The load circuit 250 generates the third output differential signal pair formed by the output signals Vop and Von according to the addition result.
The load circuit 250 includes resistors R 1 and R 2 and an inductor-capacitor resonant tank (LC tank) Z 2 . The resistor R 1 is coupled between the power source voltage VDD and a first output end (i.e., the terminal E 3 ) of the signal adder 240 , and the resistor R 2 is coupled between the power source voltage VDD and a second output end (i.e., the terminal E 4 ) of the signal adder 240 . The LC tank Z 2 is coupled between the terminal E 3 and the terminal E 4 . By receiving the current signals provided at the terminals E 3 and E 4 , the load circuit 250 may generate the third output differential signal pair formed by the output signals Vop and Von.
In the embodiment, the LC tank Z 2 is formed by coupling an inductor LA 2 and a capacitor CA 2 in parallel.
In the low noise amplifier 200 of the embodiment, a DC decoupling capacitor DC 1 is disposed between the preamplifier 210 and the first input ends of the differential pairs 221 of the first differential amplifiers 220 (i.e., the input end of the first differential amplifiers 220 ), and a DC decoupling capacitor DC 2 is coupled to the first input ends of the differential pairs 231 of the second differential amplifiers 230 (i.e., the input end of the second differential amplifiers 230 ) and receives the input signal Vin. The DC decoupling capacitor DC 1 and the DC decoupling capacitor DC 2 are respectively configured to filter out the very low frequency and DC components of the first signal V 1 and the input signal Vin.
Referring to FIG. 3 , FIG. 3 is a schematic diagram illustrating the low noise amplifier according to the embodiment of FIG. 2 . The difference from the embodiment of FIG. 2 is that, in the low noise amplifier 220 shown in FIG. 3 , the current source IS 1 of the preamplifier 210 is formed by an inductor L 1 . Alternatively, the inductor L 1 may also be formed by a coil. The present application does not intend to impose a limitation on this regard.
›DESCRIPTION OF THE EMBODIMENTS · 3 of 3
In view of the foregoing, in the low noise amplifier according to the embodiments of the present application, the first differential amplifiers and the second differential amplifiers for two paths are disposed. With the property that the noise of the first signal and the noise of the input signal have opposite phases, the noise can be canceled by using the two amplification paths and the signal adder. In the embodiments of the present application, by avoiding using a feedback structure and avoiding disposing a transformer or a balun, the circuit area is effectively reduced, and the working frequency range of the low noise amplifier can be increased.
It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present application without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
Claims as granted
12 claimsLog in to read the claims of this application.
Log in to unlockClassifications
3 codes- H03F3/26
- H03F3/45
- H03F1/26
Claim changes
SoonSee which claims were amended, added or cancelled during examination, with every added and removed word marked.
The published claims of this application are not paired with the granted ones in what we hold.
File wrapper
See the full prosecution history — every USPTO and applicant action on this file, in order.
Log in to unlockDocuments
Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.
Log in to unlockChain of title
See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.
Log in to unlock