Array substrate and manufacture method thereof, liquid crystal panel and liquid crystal display screen

This application claims the priority of Chinese Patent Application No. 201610948550.5, entitled “Array substrate and manufacture method thereof, liquid crystal panel and liquid crystal display screen”, filed on Oct. 26, 2016, the disclosure of which is incorporated herein by reference in its entirety.

The present invention relates to a manufacture field of the liquid crystal panel, and more particularly to a manufacture method of an array substrate, an array substrate, a liquid crystal panel and a liquid crystal display screen.

The liquid crystal display is the common skill in the modern display. With the development requirement of becoming thinner, lighter and having cost control for the cell phone and tablet, the realization of the integration of the touch panel part which is previously located outside and the liquid crystal panel becomes more important. However, the embedded touch control introduces the electrodes and adds insulation layers, which lead to the decrease of the construction space to result in kinds of display issues due to the electric leakage.

The present invention provides a manufacture method of an array substrate and an array substrate, in which a thickness of an insulation layer between two common electrode layers to increase the capacitance volume and to reduce kinds of display issues due to the electric leakage.

The present invention further provides a liquid crystal panel and a liquid crystal display screen.

The manufacture method of the array substrate comprises providing a substrate;

sequentially forming a planarization layer, a first common electrode layer and a first insulation layer on the substrate;

forming a metal line layer on the first insulation layer;

depositing a second insulation layer on a second metal layer and the first insulation layer;

forming a plurality of through holes in the second insulation layer;

forming a second common electrode layer on the second insulation layer which is formed with the through holes.

The step of forming the through holes in the second insulation layer comprises forming a photoresist layer,

forming a second common electrode layer pattern to the photoresist layer with a patterning process, wherein the second common electrode layer pattern comprises a plurality of hollow areas;

etching the second insulation layer according to the second common electrode layer pattern to form the through holes in the second insulation layer corresponding to the hollow areas.

The step of forming the second common electrode layer on the second insulation layer which is formed with the through holes comprises depositing the electrode layer on the photoresist layer,

removing the electrode layer outside the through holes to form the second common electrode layer.

The step of removing the electrode layer outside the through holes to form the second common electrode layer comprises etching the electrode layer outside the through holes; removing the photoresist layer.

The step of removing the electrode layer outside the through holes to form the second common electrode layer comprises removing the photoresist layer with acetone reagent.

The step of removing the electrode layer outside the through holes to form the second common electrode layer comprises removing the photoresist layer and the electrode layer on the photoresist layer with a half tone mask.

The substrate comprises a glass substrate, a gate electrode, a gate insulation layer, a thin film transistor switch, an insulation layer and a first metal line which are sequentially formed on a surface of the glass substrate, and the planarization layer covers the first metal line layer and the substrate exposing the first metal line.

The array substrate of the present application comprises a substrate, a planarization layer, a first common electrode layer, a first insulation layer, a metal line layer which are sequentially formed on the substrate, and a second insulation layer covering a second metal layer and the first insulation layer; the second insulation layer formed with a plurality of through holes; the plurality of through holes filled with an electrode material to form a second common electrode layer.

The liquid crystal panel of the present application comprises the array substrate, a color film substrate and a liquid crystal layer sandwiched between the array substrate and the color film substrate.

The liquid crystal display screen of the present application comprises the liquid crystal panel.

The second common electrode layer in the array substrate of the present invention is located inside the through holes of the second insulation layer to increase the storage capacitance and the parasitic capacitance for reducing kinds of display issues due to the electric leakage.

In order to more clearly illustrate the embodiments of the present invention or prior art, the following figures will be described in the embodiments are briefly introduced. It is obvious that the drawings are merely some embodiments of the present invention, those of ordinary skill in this field can obtain other figures according to these figures without paying the premise.

FIG. 1 is a flowchart of a manufacture method of an array substrate according to the present invention.

FIG. 2 is a specific step flowchart of step 5 in the manufacture method of the array substrate shown in FIG. 1 .

FIG. 3 is a diagram of an array of the present invention.

FIG. 4 is a diagram of a liquid crystal panel of the present invention.

Embodiments of the present invention are described in detail with the technical matters, structural features, achieved objects, and effects with reference to the accompanying drawings as follows. It is clear that the described embodiments are part of embodiments of the present invention, but not all embodiments. Based on the embodiments of the present invention, all other embodiments to those of ordinary skill in the premise of no creative efforts obtained, should be considered within the scope of protection of the present invention.

Please refer to FIG. 3 . The present invention provides an array substrate 100 and a liquid crystal panel 200 . The array substrate comprises a substrate 10 , a planarization layer 20 , a first common electrode layer 21 , a first insulation layer 22 , a metal line layer 23 which are sequentially formed on the substrate 10 , and a second insulation layer 24 covering a second metal layer 23 and the first insulation layer 22 ; the second insulation layer 24 formed with a plurality of through holes 241 ; the plurality of through holes 241 filled with an electrode material to form a second common electrode layer 25 .

Please refer to FIG. 4 . The liquid crystal panel 200 is employed in a liquid crystal display screen. The liquid crystal panel 200 comprises the array substrate 100 , a color film substrate 210 and a liquid crystal layer 220 sandwiched between the array substrate 100 and the color film substrate 210 .

The second common electrode layer 25 in the array substrate of the present invention is deposited inside the through holes of the second insulation layer 24 to decrease the entire thickness of the first insulation layer 22 and the second insulation layer 24 to increase the storage capacitance and the parasitic capacitance for reducing kinds of display issues due to the electric leakage.

Please refer to FIG. 1 . The present invention further provides a manufacture method of an array substrate, and the manufacture method comprises:

step S 2 , sequentially forming a planarization layer 20 , a first common electrode layer 21 and a first insulation layer 22 on the substrate;

step S 3 , forming a metal line layer 23 on the first insulation layer 22 ;

step S 4 , depositing a second insulation layer 24 on a second metal layer 23 and the first insulation layer 22 ;

step S 5 , forming a plurality of through holes 241 in the second insulation layer 24 ;

step S 6 , forming a second common electrode layer 25 on the second insulation layer 24 which is formed with the through holes 241 .

Please refer to FIG. 2 . Furthermore, step S 5 of forming the through holes in the second insulation layer 24 comprises step S 51 of forming a photoresist layer on the second insulation layer.

step S 52 , forming a second common electrode layer pattern to the photoresist layer with a patterning process, wherein the second common electrode layer pattern comprises a plurality of hollow areas.

step S 53 of etching the second insulation layer 24 according to the second common electrode layer pattern to form the through holes 241 in the second insulation layer 24 corresponding to the hollow areas.

In this embodiment, step S 6 of forming the second common electrode layer 25 on the second insulation layer 24 which is formed with the through holes 241 comprises a step of depositing the electrode layer on the photoresist layer;

and a step of removing the electrode layer outside the through holes 241 to form the second common electrode layer 25 .

In one embodiment of the present invention, the aforesaid step of removing the electrode layer outside the through holes 241 to form the second common electrode layer comprises etching the electrode layer outside the through holes 241 ; this step is mainly to remove the redundant electrode layer and to preserve electrode material in the through holes to form the second common electrode layer 25 , and then, removing the photoresist layer to expose the second common electrode layer 25 .

In another embodiment of the present invention, the step of removing the electrode layer outside the through holes 241 to form the second common electrode layer comprises removing the photoresist layer with acetone reagent. Because the electrode layer is formed on the photoresist layer and formed in the through holes with the photoresist layer. Then, removing the photoresist layer can directly removing the electrode layer outside the through holes 241 , and thus to form the second common electrode layer 25 .

In the third embodiment of the present invention, the step of removing the electrode layer outside the through holes to form the second common electrode layer is to remove the photoresist layer and the electrode layer on the photoresist layer with a half tone mask.

In this embodiment, the substrate 10 mainly comprises a glass substrate, a gate electrode, a gate insulation layer, a thin film transistor switch, an insulation layer and a first metal line 15 which are sequentially formed on a surface of the glass substrate, and the planarization layer covers the first metal line layer and the substrate exposing the first metal line. The specific position of the thin film transistor is determined according to the design requirement of the array substrate, and the first metal line is a data line.

The array substrate of the present invention decreases the thickness of the insulation layer between the first common electrode layer 21 and the second common electrode layer 25 to increase the storage capacitance and the parasitic capacitance for reducing kinds of display issues due to the electric leakage.

Above are embodiments of the present invention, which does not limit the scope of the present invention. Any modifications, equivalent replacements or improvements within the spirit and principles of the embodiment described above should be covered by the protected scope of the invention.