USPatent applicationPatented

Bandgap reference voltage circuit with a startup current generator

Granted 20 Aug 2019 · 5 office actions

Assignee: Taiwan Semiconductor Manufacturing Company

Law firm: Law firm · Log in to unlock

Attorney: Attorney · Log in to unlock

Inventors: Cheng-Hsiung Kuo, Chen-Lun Yen · Examiner: Harry R Behm · AU 2838 · TC 2800

Life of the application

22 dated events
⤢ drag to zoom2016201820202022202420262028203020322034ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

A bandgap reference voltage circuit includes a bandgap reference voltage generator and a startup current generator. The bandgap reference voltage generator is configured to generate a first voltage and a second voltage. The startup current generator includes a voltage comparator and a switch. The voltage comparator is connected to the bandgap reference voltage generator and is configured to compare the first voltage with the sum of the second voltage and an offset voltage and to generate a comparison result. The switch is connected between the voltage comparator and the bandgap reference voltage generator and is configured to selectively connect a supply voltage to the bandgap reference voltage generator based on the comparison result. A device that includes the circuit is also disclosed. A method of operating the circuit is also disclosed.

Description

7 parts
›BACKGROUND

When a bandgap reference voltage generator starts up properly, the bandgap reference voltage generator operates stably and generates an output voltage that is substantially constant over a wide temperature range. When the bandgap reference voltage generator does not start up properly, the bandgap reference voltage generator still operates stably but does not generate an output voltage or the output voltage generated thereby is no longer constant but fluctuates with the temperature.

›BRIEF DESCRIPTION OF THE DRAWINGS

Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.

FIG. 1 is a schematic diagram of the first exemplary device in accordance with some embodiments.

FIG. 2 is a schematic diagram illustrating a bandgap reference voltage generator and a startup current generator in accordance with some embodiments.

FIG. 3 is a schematic diagram illustrating a voltage comparator of a startup current generator in accordance with some embodiments.

FIG. 4 is a schematic diagram of the second exemplary device in accordance with some embodiments.

FIG. 5 is a schematic diagram of the third exemplary device in accordance with some embodiments.

FIG. 6 is a schematic diagram of the fourth exemplary device in accordance with some embodiments.

FIG. 7 is a flowchart of an exemplary method for starting up a bandgap reference voltage generator using a startup current generator in accordance with some embodiments.

›DETAILED DESCRIPTION · 1 of 5

The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.

The present disclosure provides a bandgap reference voltage circuit that includes a bandgap reference voltage generator and a startup current generator. The startup current generator facilitates transition of the bandgap reference voltage generator from a state, in which the bandgap reference voltage generator generates a 0 Volt output voltage or a fluctuating output voltage, to another state, in which the bandgap reference voltage generator generates a constant output voltage, as will be hereinafter disclosed.

FIG. 1 is a schematic diagram of the first exemplary device 100 in accordance with some embodiments. As illustrated in FIG. 1 , the device 100 includes a device circuit 110 and a bandgap reference voltage circuit 120 . In an exemplary embodiment, the device circuit 110 is a voltage regulator, a programmable memory such as a programmable read-only memory (PROM) or an erasable PROM, an analog-to-digital converter, a digital-to-analog converter, another circuit that requires a bandgap reference voltage, or a combination thereof. The bandgap reference voltage circuit 120 includes a bandgap reference voltage generator 130 and a startup current generator 140 . The bandgap reference voltage generator 130 is configured to generate an output voltage Vbg that is provided to the device circuit 110 , in a manner that will be described below.

FIG. 2 is a schematic diagram illustrating the bandgap reference voltage generator 130 and the startup current generator 140 of the device 100 in accordance with some embodiments. As illustrated in FIG. 2 , the bandgap reference voltage generator 130 includes a pair of input nodes 210 , 220 , an output node 230 , five transistors M 1 , M 2 , M 3 , Q 1 , Q 2 , four resistors R 1 , R 2 , R 3 , R 4 , and an operational amplifier 240 .

Each of the transistors M 1 , M 2 , M 3 is p-type metal-oxide-semiconductor (PMOS) transistor, and has a source terminal connected to a supply voltage, a drain terminal connected to a respective one of the input nodes 210 , 220 and the output node 230 , and a gate terminal. The resistor R 1 is connected between the input node 210 and the ground. The resistor R 2 is substantially equal to the resistor R 1 and is connected between the input node 220 and the ground. The transistor Q 1 is a diode-connected PNP bipolar junction transistor and is connected between the input node 210 and the ground. The resistor R 4 is connected to the input node 220 . The transistor Q 2 is a diode-connected PNP bipolar transistor and is connected between the resistor R 4 and the ground. The operational amplifier 240 has an inverting input terminal connected to the input node 210 , a non-inverting input terminal connected to the input node 220 , and an output terminal connected to the gate terminals of the transistors M 1 , M 2 , M 3 .

In operation, after starting up, the bandgap reference voltage generator is in an unstable operating state and generates an input voltage Va at the input node 210 and an input voltage Vb at the input node 220 . The operational amplifier 240 then forces the input voltages Va, Vb to be substantially equal. Thereafter, the bandgap reference voltage generator 130 operates stably and generates an output voltage Vbg at the output node 230 . In a normal stable operating state, the transistors M 1 , M 2 , M 3 , Q 1 , and Q 2 are turned on. Since the output terminal of the operational amplifier 240 is connected to the gate terminals of the transistors M 1 , M 2 , M 3 , currents I 1 , I 2 , I 3 flowing through the transistors M 1 , M 2 , M 3 , respectively, are substantially equal. Since the resistors R 1 , R 2 are substantially equal, currents I 1 a , I 2 a flowing through the resistors R 1 , R 2 , respectively, are also substantially equal, and thus currents I 1 b , I 2 b flowing through the transistor Q 1 and the resistor R 4 , respectively, are substantially equal. Since a voltage across the transistor Q 1 has a negative temperature coefficient, i.e., the voltage across the transistor Q 1 is inversely proportional to the temperature, and since a voltage across the resistor R 4 has a positive temperature coefficient, i.e., the voltage across the resistor R 4 is proportional to the temperature, the output voltage Vbg is independent of the temperature. Different output voltages Vbg can be generated by adjusting the resistor R 3 .

Based on the operation of the bandgap reference voltage generator 130 , the bandgap reference voltage generator 130 operates stably when the input voltages Va, Vb are substantially equal. Therefore, in addition to the normal stable operating state described above, in which the input voltages Va, Vb are greater than a cut-in voltage at which the transistors Q 1 , Q 2 turn on, the bandgap reference voltage generator 130 may further stably operate either in a first undesirable stable operating state, in which the input voltages Va, Va are 0 Volt and thus the output voltage Vbg is 0 Volt, and a second undesirable stable operating state, in which the input voltages Va, Vb are greater than 0 Volt but less than the cut-in voltage of the transistors Q 1 , Q 2 , i.e., the transistors Q 1 , Q 2 are turned off, and thus the output voltage Vbg is no longer independent of and varies with the temperature.

›DETAILED DESCRIPTION · 2 of 5

As illustrated in FIG. 2 , the startup current generator 140 includes a switch 250 and a voltage comparator 260 . The switch 250 has a first switch terminal connected to the supply voltage, a second switch terminal connected to the input node 210 , and a third switch terminal. In this exemplary embodiment, the switch 250 is a PMOS transistor. In an alternative exemplary embodiment, the switch 250 is an n-type MOS (NMOS) transistor, a complementary MOS (CMOS), another transistor, another normally-open switch, or a combination thereof. The voltage comparator 260 has a non-inverting input terminal connected to the output node 230 , an inverting input terminal connected to the input node 210 , and an output terminal connected to the third switch terminal of the switch 250 . In this exemplary embodiment, the voltage comparator 260 is configured to generate an offset voltage Vos at the inverting input terminal thereof.

FIG. 3 is a schematic diagram illustrating the voltage comparator 260 of the startup current generator 140 of the device 100 in accordance with some embodiments. As illustrated in FIG. 3 , the voltage comparator 260 includes nine transistors, five of which are PMOS transistors 310 , 320 , 330 , 340 , 350 and four of which are NMOS transistors 360 , 370 , 380 , 390 . The transistor 340 has a gate terminal that serves as the inverting input terminal of the voltage comparator 260 . The transistor 350 has a gate terminal that serves as the non-inverting input terminal of the voltage comparator 260 . In this exemplary embodiment, the transistor 340 has a W/L ratio, i.e., the ratio of the width to the length of the channel thereof, less than a W/L ratio of the transistor 350 , whereby the voltage comparator 260 generates the offset voltage Vos at the inverting input terminal thereof. The transistor 320 has a drain terminal connected to a drain terminal of the transistor 390 at a node 300 that serves as the output terminal of the voltage comparator 260 .

An exemplary method for starting up the bandgap reference voltage generator 130 of the device 100 using the startup current generator 140 of the device 100 will be described further below.

FIG. 4 is a schematic diagram of the second exemplary device 400 in accordance with some embodiments. When compared to the device 100 , the inverting input terminal of the voltage comparator 260 of the startup current generator 140 of the device 400 is connected to the input node 220 .

Since the operation of the bandgap reference voltage generator 130 of the device 400 is similar to that of the bandgap reference voltage generator 130 of the device 100 , a detailed description of the same is omitted herein for the sake of brevity.

An exemplary method for starting up the bandgap reference voltage generator 130 of the device 400 using the startup current generator 140 of the device 400 will be described further below.

FIG. 5 is a schematic diagram of the third exemplary device 500 in accordance with some embodiments. When compared to the device 100 , the resistor R 1 is replaced with a pair of resistors R 1 a , R 1 b connected in series. The resistor R 3 is replaced with a pair of resistors R 3 a , R 3 b connected in series. In addition, the inverting and non-inverting input terminals of the voltage comparator 260 of the startup current generator 140 of the device 500 are respectively connected to a node 510 between the resistors R 1 a , R 1 b and a node 520 between the resistors R 3 a , R 3 b.

Since the operation of the bandgap reference voltage generator 130 of the device 500 is similar to that of the bandgap reference voltage generator 130 of the device 100 , a detailed description of the same is omitted herein for the sake of brevity.

An exemplary method for starting the bandgap reference voltage generator 130 of the device 500 using the startup current generator 140 of the device 500 will be described further below.

FIG. 6 is a schematic diagram of the fourth exemplary device 600 in accordance with some embodiments. When compared to the device 100 , the resistor R 2 is replaced with a pair of resistors R 2 a , R 2 b connected in series. The resistor R 3 is replaced with a pair of resistors R 3 a , R 3 b connected in series. In addition, the inverting and non-inverting input terminals of the voltage comparator 260 of the startup current generator 140 of the device 600 are respectively connected to a node 610 between the resistors R 2 a , R 2 b and a node 620 between the resistors R 3 a , R 3 b.

Since the operation of the bandgap reference voltage generator 130 of the device 600 is similar to that of the bandgap reference voltage generator 130 of the device 100 , a detailed description of the same is omitted herein for the sake of brevity.

An exemplary method for starting up the bandgap reference voltage generator 130 of the device 600 using the startup current generator 140 of the device 600 will be described further below.

FIG. 7 is a flowchart of an exemplary method for starting up a bandgap reference voltage generator using a startup current generator in accordance with some embodiments. As illustrated in FIG. 7 , in block 710 , the bandgap reference voltage generator generates a first voltage and a second voltage. In block 720 , a voltage comparator of the startup current generator compares the first voltage with the sum of the second voltage and an offset voltage. In block 730 , the voltage comparator generates a comparison result. The use of the comparison result is described in further detail below in the context of the device 100 of FIG. 2 .

An exemplary method for starting up the bandgap reference voltage generator 130 of the device 100 of FIG. 2 using the startup current generator 140 of the device 100 of FIG. 2 will now be described according to the method 700 of FIG. 7 .

After an initial start up, the bandgap reference voltage generator 130 is in an unstable operating state and generates an input voltage Va at the input node 210 and an input voltage Vb at the input node 220 . The operational amplifier 240 then forces the input voltages Va, Vb to be substantially equal. Thereafter, the bandgap reference voltage generator 130 operates stably in one of the first and second undesirable stable operating states and the normal stable operating state and generates an output voltage Vbg at the output node 230 . At this time, the voltage comparator 260 generates an offset voltage Vos at the inverting input terminal thereof and compares the output voltage Vbg with the sum of the input voltage Va and the offset voltage Vos.

›DETAILED DESCRIPTION · 3 of 5

When the output voltage Vbg is greater than the sum of the input voltage Va and the offset voltage Vos, i.e., the bandgap reference voltage generator 130 is in the normal stable operating state, the voltage comparator 260 generates a high voltage level at the output terminal thereof. This causes the switch 250 to disconnect the supply voltage from the input node 210 .

When the output voltage Vbg is less than the sum of the input voltage Va and the offset voltage Vos, i.e., the bandgap reference voltage generator 130 is either in the first or second undesirable stable operating state, the voltage comparator 260 generates a low voltage level at the output terminal thereof. This causes the switch 250 to connect the supply voltage to the input node 210 , whereby a startup current Istartup is generated that flows through the switch 250 and to the input node 210 . This, in turn, causes the input voltage Va to increase, thereby causing the bandgap reference voltage generator 130 to restartup, i.e., to transition from the undesirable stable operating state back to the unstable operating state. When the input voltage Va increases to greater than the input voltage Vb, the operational amplifier 240 outputs a low voltage level at the output terminal thereof. This causes currents I 1 , I 2 , I 3 to flow to the input nodes 210 , 220 and output node 230 through the transistors M 1 , M 2 , and M 3 , respectively. This, in turn, causes the input voltage Va to further increase. When the input voltage Va increases to a cut-in voltage of the transistor Q 1 , the transistor Q 1 turns on and a current I 1 b flows through the transistor Q 1 . At this time, the voltage Vb increases to a cut-in voltage of the transistor Q 2 , the transistor Q 2 turns on, and a current I 2 b flows through the resistor R 4 . The operational amplifier 240 then again forces the input voltages Va, Vb to be substantially equal. Thereafter, the bandgap reference voltage generator 130 transitions from the unstable operating state to the normal stable operating state. At this time, the output voltage Vbg increases to greater than the sum of the input voltage Va and the offset voltage Vos. This causes the voltage comparator 260 to generate a high voltage level at the output terminal thereof. This, in turn, causes the switch 250 to disconnect the supply voltage from the input node 210 , thereby stopping the generation of the startup current Istartup.

An exemplary method for starting up the bandgap reference voltage generator 130 of the device 400 of FIG. 4 using the startup current generator 140 of the device 400 of FIG. 4 will now be described according to the method 700 of FIG. 7 .

After an initial start up, the bandgap reference voltage generator 130 is in an unstable operating state and generates an input voltage Va at the input node 210 and an input voltage Vb at the input node 220 . The operational amplifier 240 then forces the input voltages Va, Vb to be substantially equal. Thereafter, the bandgap reference voltage generator 130 operates stably in one of the first and second undesirable stable operating states and the normal stable operating state and generates an output voltage Vbg at the output node 230 . At this time, the voltage comparator 260 generates an offset voltage Vos at the inverting input terminal thereof and compares the output voltage Vbg with the sum of the input voltage Vb and the offset voltage Vos.

When the voltage Vbg is greater than the sum of the input voltage Vb and the offset voltage Vos, i.e., the bandgap reference voltage generator 130 is in the normal stable operating state, the voltage comparator 260 generates a high voltage level at the output terminal thereof. This causes the switch 250 to disconnect the supply voltage from the input node 210 .

When the output voltage Vbg is less than the sum of the input voltage Vb and the offset voltage Vos, i.e., the bandgap reference voltage generator 130 is either in the first or second undesirable stable operating state, the voltage comparator 260 generates a low voltage level at the output terminal thereof. This causes the switch 250 to connect the supply voltage to the input node 210 , whereby a startup current Istartup is generated that flows through the switch 250 and to the input node 210 . This, in turn, causes the input voltage Va to increase, thereby causing the bandgap reference voltage generator 130 to transition from the undesirable stable operating state back to the unstable operating state. When the input voltage Va increases to greater than the input voltage Vb, the operational amplifier 240 outputs a low voltage level at the output terminal thereof. This causes currents I 1 , I 2 , I 3 to flow to the input nodes 210 , 220 and output node 230 through the transistors M 1 , M 2 , and M 3 , respectively. This, in turn, causes the input voltage Va to further increase. When the input voltage Va increases to a cut-in voltage of the transistor Q 1 , the transistor Q 1 turns on and a current I 1 b flows through the transistor Q 1 . At this time, the input voltage Vb increases to a cut-in voltage of the transistor Q 2 , the transistor Q 2 turns on, and a current I 2 b flows through the resistor R 4 . The operational amplifier 240 then again forces the input voltages Va, Vb to be substantially equal. Thereafter, the bandgap reference voltage generator 130 transitions from the unstable operating state to the normal stable operating state. At this time, the output voltage Vbg increases to greater than the sum of the input voltage Vb and the offset voltage Vos. This causes the voltage comparator 260 to generate a high voltage level at the output terminal thereof. This, in turn, causes the switch 250 to disconnect the supply voltage from the input node 210 , thereby stopping the generation of the startup current Istartup.

An exemplary method for starting up the bandgap reference voltage generator 130 of the device 500 of FIG. 5 using the startup current generator 140 of the device 500 of FIG. 5 will now be described according to the method 700 of FIG. 7 .

›DETAILED DESCRIPTION · 4 of 5

After an initial start up, the bandgap reference voltage generator 130 is in an unstable operating state and generates an input voltage Va at the input node 210 , an input voltage Vb at the input node 220 , and a voltage VR 1 at the node 510 . The operational amplifier 240 then forces the input voltages Va, Vb to be substantially equal. Thereafter, the bandgap reference voltage generator 130 operates stably in one of the first and second undesirable stable operating states and the normal stable operating state and generates an output voltage Vbg at the output node 230 and a voltage VR 3 at the node 520 . At this time, the voltage comparator 260 generates an offset voltage Vos at the inverting input terminal thereof and compares the voltage VR 3 with the sum of the voltage VR 1 and the offset voltage Vos.

When the voltage VR 3 is greater than the sum of the voltage VR 1 and the offset voltage Vos, i.e., the bandgap reference voltage generator 130 is in the normal stable operating state, the voltage comparator 260 generates a high voltage level at the output terminal thereof. This causes the switch 250 to disconnect the supply voltage from the input node 210 .

When the voltage VR 3 is less than the sum of the voltage VR 1 and the offset voltage Vos, i.e., the bandgap reference voltage generator 130 is either in the first or second undesirable stable operating state, the voltage comparator 260 generates a low voltage level at the output terminal thereof. This causes the switch 250 to connect the supply voltage to the input node 210 , whereby a startup current Istartup is generated that flows through the switch 250 and to the input node 210 . This, in turn, causes the input voltage Va to increase, thereby causing the bandgap reference voltage generator 130 to transition from the undesirable stable operating state back to the unstable operating state. When the input voltage Va increases to greater than the input voltage Vb, the operational amplifier 240 outputs a low voltage level at the output terminal thereof. This causes currents I 1 , I 2 , I 3 to flow to the input nodes 210 , 220 and output node 230 through the transistors M 1 , M 2 , and M 3 , respectively. This, in turn, causes the input voltage Va to further increase. When the input voltage Va increases to a cut-in voltage of the transistor Q 1 , the transistor Q 1 turns on and a current I 1 b flows through the transistor Q 1 . At this time, the input voltage Vb increases to a cut-in voltage of the transistor Q 2 , the transistor Q 2 turns on, and a current I 2 b flows through the resistor R 4 . The operational amplifier 240 then again forces the input voltages Va, Vb to be substantially equal. Thereafter, the bandgap reference voltage generator 130 transitions from the unstable operating state to the normal stable operating state. At this time, the voltage VR 3 increases to greater than the sum of the voltage VR 1 and the offset voltage Vos. This causes the voltage comparator 260 to generate a high voltage level at the output terminal thereof. This, in turn, causes the switch 250 to disconnect the supply voltage from the input node 210 , thereby stopping the generation of the startup current Istartup.

An exemplary method for starting up the bandgap reference voltage generator 130 of the device 600 of FIG. 6 using the startup current generator 140 of the device 600 of FIG. 6 will now be described according to the method 700 of FIG. 7 .

After an initial start up, the bandgap reference voltage generator 130 is in an unstable operating state and generates an input voltage Va at the input node 210 , an input voltage Vb at the input node 220 , and a voltage VR 2 at the node 610 . The operational amplifier 240 then forces the input voltages Va, Vb to be substantially equal. Thereafter, the bandgap reference voltage generator 130 operates stably in one of the first and second undesirable stable operating states and the normal stable operating state and generates an output voltage Vbg at the output node 230 and a voltage VR 3 at the node 620 . At this time, the voltage comparator 260 generates an offset voltage Vos at the inverting input terminal thereof and compares the voltage VR 3 with the sum of the voltage VR 2 and the offset voltage Vos.

When the voltage VR 3 is greater than the sum of the voltage VR 2 and the offset voltage Vos, i.e., the bandgap reference voltage generator 130 is in the normal stable operating state, the voltage comparator 260 generates a high voltage level at the output terminal thereof. This causes the switch 250 to disconnect the supply voltage from the input node 210 .

When the voltage VR 3 is less than the sum of the voltage VR 2 and the offset voltage Vos, i.e., the bandgap reference voltage generator 130 is either in the first or second undesirable stable operating state, the voltage comparator 260 generates a low voltage level at the output terminal thereof. This causes the switch 250 to connect the supply voltage to the input node 210 , whereby a startup current Istartup is generated that flows through the switch 250 and to the input node 210 . This, in turn, causes the input voltage Va to increase, thereby causing the bandgap reference voltage generator 130 to transition from the undesirable stable operating state back to the unstable operating state. When the input voltage Va increases to greater than the input voltage Vb, the operational amplifier 240 outputs a low voltage level at the output terminal thereof. This causes currents I 1 , I 2 , I 3 to flow to the input nodes 210 , 220 and output node 230 through the transistors M 1 , M 2 , and M 3 , respectively. This, in turn, causes the input voltage Va to further increase. When the input voltage Va increases to a cut-in voltage of the transistor Q 1 , the transistor Q 1 turns on and a current I 1 b flows through the transistor Q 1 . At this time, the input voltage Vb increases to a cut-in voltage of the transistor Q 2 , the transistor Q 2 turns on, and a current I 2 b flows through the resistor R 4 . The operational amplifier 240 then again forces the input voltages Va, Vb to be substantially equal. Thereafter, the bandgap reference voltage generator 130 transitions from the unstable operating state to the normal stable operating state. At this time, the voltage VR 3 increases to greater than the sum of the voltage VR 2 and the offset voltage Vos. This causes the voltage comparator 260 to generate a high voltage level at the output terminal thereof. This, in turn, causes the switch 250 to disconnect the supply voltage from the input node 210 , thereby stopping the generation of the startup current Istartup.

›DETAILED DESCRIPTION · 5 of 5

In an exemplary embodiment of a bandgap reference voltage circuit, the bandgap reference voltage circuit comprises a bandgap reference voltage generator and a startup current generator. The bandgap reference voltage generator is configured to generate a first voltage and a second voltage. The startup current generator includes a voltage comparator and a switch. The voltage comparator has an inverting input terminal and a non-inverting input terminal both connected to the bandgap reference voltage generator, and an output terminal, and is configured to compare the first voltage with the sum of the second voltage and an offset voltage and to generate a comparison result. The switch is connected between the output terminal of the voltage comparator and the bandgap reference voltage generator and is configured to selectively connect a supply voltage to the bandgap reference voltage generator based on the comparison result.

In an exemplary embodiment of a device, the device comprises a device circuit, and a bandgap reference voltage circuit that is connected to the device circuit, that is configured to provide an output voltage to the device circuit, and that includes a bandgap reference voltage generator and a startup current generator. The bandgap reference voltage generator is configured to generate a first voltage and a second voltage. The startup current generator includes a voltage comparator and a switch. The voltage comparator has an inverting input terminal and a non-inverting input terminal both connected to the bandgap reference voltage generator, and an output terminal, and is configured to compare the first voltage with the sum of the second voltage and an offset voltage and to generate a comparison result. The switch is connected between the output terminal of the voltage comparator and the bandgap reference voltage generator, and is configured to selectively connect a supply voltage to the bandgap reference voltage generator based on the comparison result.

In an exemplary embodiment of a method of operating a bandgap reference voltage circuit, the method comprises: generating a first voltage and a second voltage using the bandgap reference voltage circuit; comparing the first voltage with the sum of the second voltage and an offset voltage using the bandgap reference voltage circuit; and generating a comparison result using the bandgap reference voltage circuit.

The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.

Claims as granted

15 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

2 codes
IPC · International Patent Classification
Section G — Physics
  • G05F3/08
  • G05F3/30

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomJan 2015Jul 2015Jan 2016Jul 2016Jan 2017Jul 2017Jan 2018Jul 2018Jan 2019Jul 2019USPTOApplicantNon-final rejectionResponse after non-finalResponse after finalResponse after non-finalResponse after finalNon-final rejectionApplicant-initiated interview
USPTOApplicanthover for detail · click to open
Pendency
4.6 y
1,673 days filing → grant
Office actions
5
non-final + final
Responses
5
2 RCE
Interviews
1
examiner interview summaries
Examiner
Harry R Behm
art unit 2838 · TC 2800
Citations: 18 back · 7 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

⤢ drag to zoom2016201820202022202420262028203020322034Owner 1
Titlehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock