USPatent applicationPatented

Computer system and power circuit therefor

Granted 27 Jun 2017 · 1 office action

Assignee: Foxconn Technology Group

Law firm: Law firm · Log in to unlock

Attorney: Attorney · Log in to unlock

Inventors: Yong-Zhao Huang, Jin-Liang Xiong · Examiner: Kim Huynh · AU 2116 · TC 2100

Life of the application

8 dated events
⤢ drag to zoom2016201820202022202420262028203020322034ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

A computer system includes a display, a motherboard and a power circuit. The display includes a video interface. The motherboard includes a super input-output (SIO) chip. The power circuit includes a first switch unit, a second switch unit, a third switch unit, and an oscillator. When the display is powered on, the video interface outputs a high level signal, the first switch unit is turned on, a power supply powers the oscillator through the first switch unit. The oscillator operates and outputs a high level signal, the second switch unit is turned on, a power-on signal pin of the SIO chip receives a low level signal, and the motherboard is turned on.

Description

5 parts
›FIELD

The subject matter herein generally relates to computer systems, and particularly to a computer system with a power circuit.

›BACKGROUND

Each desktop computer includes a power button on a front panel of a chassis. However, most chassis are generally placed under computer desks. To power on the desktop computer, one needs to bend over to press the power button, which is very inconvenient.

›BRIEF DESCRIPTION OF THE DRAWINGS

Implementations of the present technology will now be described, by way of example only, with reference to the attached figures.

FIG. 1 is a diagrammatic view of a computer system comprising a power circuit.

FIG. 2 is a circuit diagram of the power circuit of FIG. 1 .

›DETAILED DESCRIPTION · 1 of 2

It will be appreciated that for simplicity and clarity of illustration, where appropriate, reference numerals have been repeated among the different figures to indicate corresponding or analogous elements. In addition, numerous specific details are set forth in order to provide a thorough understanding of the embodiments described herein. However, it will be understood by those of ordinary skill in the art that the embodiments described herein can be practiced without these specific details. In other instances, methods, procedures and components have not been described in detail so as not to obscure the related relevant feature being described. Also, the description is not to be considered as limiting the scope of the embodiments described herein. The drawings are not necessarily to scale and the proportions of certain parts may be exaggerated to better illustrate details and features of the present disclosure.

Several definitions that apply throughout this disclosure will now be presented.

The term “coupled” is defined as connected, whether directly or indirectly through intervening components, and is not necessarily limited to physical connections. The connection can be such that the objects are permanently connected or releasably connected. The term “comprising,” when utilized, means “including, but not necessarily limited to”; it specifically indicates open-ended inclusion or membership in the so-described combination, group, series and the like.

FIGS. 1 and 2 illustrate an embodiment of a computer system 10 . The computer system 10 can comprise a display 100 , a host computer 200 electrically coupled to the display 100 , and a power circuit 300 . The display 100 can comprise a power button 120 and a video interface 160 . The host computer 200 can comprise a motherboard 210 and a power supply unit (PSU) 220 to power the motherboard 210 . The motherboard 210 can comprise a super input-output (SIO) chip 216 . The power circuit 300 can comprise a first switch unit 310 , a second switch unit 320 , a third switch unit 330 , and an oscillator 360 .

The first switch unit 310 can comprise a first electronic switch Q 1 , a second electronic switch Q 2 , and four resistors R 1 and R 6 -R 8 . Each of the first electronic switch Q 1 and the second electronic switch Q 2 can comprise a first terminal, a second terminal, and a third terminal. The first terminal of the first electronic switch Q 1 is electrically coupled to the video interface 160 through the resistor R 6 , and is electrically coupled to a ground through the resistor R 7 . The second terminal of the first electronic switch Q 1 is electrically coupled to a power supply 5 VSB through the resistor R 1 . The third terminal of the first electronic switch Q 1 is electrically coupled to the ground. The first terminal of the second electronic switch Q 2 is electrically coupled to the second terminal of the first electronic switch Q 1 through the resistor R 8 . The second terminal of the second electronic switch Q 2 is electrically coupled to the oscillator 360 . The third terminal of the second electronic switch Q 2 is electrically coupled to the power supply 5 VSB.

The third switch unit 330 can comprise a third electronic switch Q 3 and a resistor R 9 . The third electronic switch Q 3 can comprise a first terminal, a second terminal, and a third terminal. The first terminal of the third electronic switch Q 3 is electrically coupled to the PSU 220 through the resistor R 9 , to receive a power-good signal PWR_OK from the PSU 220 . The second terminal of the third electronic switch Q 3 is electrically coupled to the first terminal of the first electronic switch Q 1 . The third terminal of the third electronic switch Q 3 is electrically coupled to the ground.

The oscillator 360 can comprise a fourth electronic switch Q 4 , a fifth electronic switch Q 5 , two capacitors C 1 and C 2 , and four resistors R 2 -R 5 . Each of the fourth electronic switch Q 4 and the fifth electronic switch Q 5 can comprise a first terminal, a second terminal, and a third terminal. The first terminal of the fourth electronic switch Q 4 is electrically coupled to the second switch unit 320 through the capacitor C 1 , and is electrically coupled to the second terminal of the second electronic switch Q 2 through the resistor R 2 . The second terminal of the fourth electronic switch Q 4 is electrically coupled to the second terminal of the second electronic switch Q 2 through the resistor R 3 . The third terminal of the fourth electronic switch Q 4 is electrically coupled to the ground. The first terminal of the fifth electronic switch Q 5 is electrically coupled to the second terminal of the fourth electronic switch Q 4 through the capacitor C 2 , and is electrically coupled to the second terminal of the second electronic switch Q 2 through the resistor R 4 . The second terminal of the fifth electronic switch Q 5 is electrically coupled to the second switch unit 320 , and is electrically coupled to the second terminal of the second electronic switch Q 2 through the resistor R 5 . The third terminal of the fifth electronic switch Q 5 is electrically coupled to the ground.

The second switch unit 320 can comprise a sixth electronic switch Q 6 and a resistor R 10 . The sixth electronic switch Q 6 can comprise a first terminal, a second terminal, and a third terminal. The first terminal of the sixth electronic switch Q 6 is electrically coupled to the second terminal of the fifth electronic switch Q 5 through the resistor R 10 . The second terminal of the sixth electronic switch Q 6 is electrically coupled to a power-on signal pin PBTN of the SIO chip 216 . The third terminal of the sixth electronic switch Q 6 is electrically coupled to the ground.

When the motherboard 210 is in a turned off state, the power-good signal PWR_OK output from the PSU 220 is at a low level, such as logic 0, the third electronic switch Q 3 is turned off. When the power button 120 is pressed to turn on the display 100 , the video interface 160 outputs a high level signal, such as logic 1, to turn on the first electronic switch Q 1 . The second electronic switch Q 2 is turned on. The power supply 5 VSB supplies power to the oscillator 360 through the second electronic switch Q 2 . The oscillator 360 operates and outputs a periodic pulse signal. When the pulse signal output from the oscillator 360 is at a high level, the sixth electronic switch Q 6 is turned on, the power-on signal pin PBTN of the SIO chip 216 receives a low level signal from the sixth electronic switch Q 6 , and the motherboard 30 is turned on.

›DETAILED DESCRIPTION · 2 of 2

When the motherboard 210 is turned on, the power-good signal PWR_OK outputted from the PSU 220 turns to a high level. The third electronic switch Q 3 is turned on, the first electronic switch Q 1 is turned off, the second electronic switch Q 2 is turned off, the oscillator 360 is not powered on and does not operate, and the sixth electronic switch Q 6 is turned off. The power-on signal pin PBTN of the SIO chip 216 receives a high level signal, and the motherboard 210 begins to operate.

When the display 100 is in a turned off state and the motherboard 210 is in the turned off state, the video interface 160 outputs a low level signal, and the power-good signal PWR_OK output from the PSU 220 is at a low level. The first electronic switch Q 1 is turned off, the second electronic switch Q 2 is turned off, the third electronic switch Q 3 is turned off, the oscillator 360 is not powered and does not operate, and the sixth electronic switch Q 6 is turned off. The power-on signal pin PBTN of the SIO chip 216 receives a high level signal, and the motherboard 210 maintains the turned off state.

In at least one embodiment, each of the first electronic switch Q 1 , the fourth electronic switch Q 4 , the fifth electronic switch Q 5 and the sixth electronic switch Q 6 can be an npn-type bipolar junction transistor (BJT), and the first terminal, the second terminal, and the third terminal of each of the first electronic switch Q 1 , the fourth electronic switch Q 4 , the fifth electronic switch Q 5 and the sixth electronic switch Q 6 correspond to a base, a collector, and an emitter of the npn-type BJT, respectively. The second electronic switch Q 2 can be a pnp-type BJT, and the first terminal, the second terminal, and the third terminal of the second electronic switch Q 2 correspond to a base, a collector, and an emitter of the pnp-type BJT, respectively. The third electronic switch Q 3 can be an n-channel metal-oxide semiconductor field-effect transistor (NMOSFET), and the first terminal, the second terminal, and the third terminal of the third electronic switch Q 3 correspond to a gate, a drain, and a source of the NMOSFET, respectively. In other embodiments, each of the first electronic switch Q 1 , the fourth electronic switch Q 4 , the fifth electronic switch Q 5 and the sixth electronic switch Q 6 can be an NMOSFET or other suitable switch having similar functions. The second electronic switch Q 2 can be a p-channel metal-oxide semiconductor field-effect transistor (PMOSFET) or other suitable switch having similar functions. The third electronic switch Q 3 can be an npn-type BJT or other suitable switch having similar functions.

In at least one embodiment, the display 100 is turned on by pressing the power button 120 . The video interface 160 can be a video graphics array interface, a digital visual interface, a high definition multimedia interface, a DisplayPort, or other suitable interface can transmit video signal. The power circuit 300 is used to power on the motherboard 210 when the display 100 is turned on. In other embodiments, the display 100 can be turned on by a remote control device. The power circuit 300 can be used to power on other electronic devices.

The embodiments shown and described above are only examples. Many details are often found in the art such as the other features of a computer system. Therefore, many such details are neither shown nor described. Even though numerous characteristics and advantages of the present technology have been set forth in the foregoing description, together with details of the structure and function of the present disclosure, the disclosure is illustrative only, and changes may be made in the detail, especially in matters of shape, size and arrangement of the parts within the principles of the present disclosure up to, and including the full extent established by the broad general meaning of the terms used in the claims. It will therefore be appreciated that the embodiments described above may be modified within the scope of the claims.

Claims as granted

10 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

1 codes
IPC · International Patent Classification
Section G — Physics
  • G06F1/26

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomJan 2015Apr 2015Jul 2015Oct 2015Jan 2016Apr 2016Jul 2016Oct 2016Jan 2017Apr 2017Jul 2017USPTOApplicantNon-final rejectionResponse after non-final
USPTOApplicanthover for detail · click to open
Pendency
2.5 y
928 days filing → grant
Office actions
1
non-final + final
Responses
1
no RCE
Examiner
Kim Huynh
art unit 2116 · TC 2100
Citations: 3 back · 0 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

⤢ drag to zoom2016201820202022202420262028203020322034Owner 1
Titlehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock