USPatent applicationPatented

Electrostatic discharge protection device and integrated circuit using same

Granted 18 Oct 2016 · 1 office action

Life of the application

8 dated events
⤢ drag to zoom20142016201820202022202420262028203020322034ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

An electrostatic discharge (ESD) protection device is formed in an integrated circuit (IC) with a DC-DC converter. The DC-DC converter includes a high-side switch and a low-side switch in series. The ESD protection device includes a first ESD protection component coupled to the high-side switch in parallel and a second ESD protection component coupled to the low-side switch in parallel. When an ESD occurs, the first ESD protection component is turned on before the high-side switch functions and the second ESD protection component is turned on before the low-side switch functions.

Description

5 parts
›CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims priority to Taiwanese Patent Application No. 102129227 filed on Aug. 15, 2013 in the Taiwan Intellectual Property Office, the contents of which are incorporated by reference herein.

›FIELD

The disclosure generally relates to an electrostatic discharge (ESD) protection device and an integrated circuit (IC) including the ESD protection device.

›BACKGROUND

An integrated circuit (IC), such as a DC-DC converter, can include a high-side switch, a low-side switch, and an input/output (I/O) terminal arranged between the high-side switch and the low-side switch. The high-side switch and the low-side switch both may be metal oxide semiconductor (MOS) components. An electrostatic discharge (ESD) protection device is arranged on the I/O terminal. The ESD protection device is electrically coupled to the high-side switch or the low-side switch. The high-side switch or the low-side switch may turn on before the ESD protection device is able to function.

›BRIEF DESCRIPTION OF THE DRAWINGS

Implementations of the present technology will now be described, by way of example only, with reference to the attached figures.

FIG. 1 is a circuit diagram of an electrostatic discharge (ESD) protection device utilized in an integrated circuit (IC) according to an exemplary embodiment of the present disclosure.

FIG. 2 is a block diagram of an IC including the ESD protection device of FIG. 1 .

›DETAILED DESCRIPTION

It will be appreciated that for simplicity and clarity of illustration, where appropriate, reference numerals have been repeated among the different figures to indicate corresponding or analogous elements. In addition, numerous specific details are set forth in order to provide a thorough understanding of the embodiments described herein. However, it will be understood by those of ordinary skill in the art that the embodiments described herein can be practiced without these specific details. In other instances, methods, procedures, and components have not been described in detail so as not to obscure the related relevant feature being described. The drawings are not necessarily to scale and the proportions of certain parts may be exaggerated to better illustrate details and features. The description is not to be considered as limiting the scope of the embodiments described herein.

The term “coupled” is defined as connected, whether directly or indirectly through intervening components, and is not necessarily limited to physical connections. The connection can be such that the objects are permanently connected or releasably connected.

Referring to FIG. 1 , an integrated circuit (IC) 1 can include an electrostatic discharge (ESD) protection device 10 and a DC-DC converter 20 . The DC-DC converter 20 can include a high-side switch 21 , a low-side switch 23 , a first pre-driver 25 , a second pre-driver 27 , and an output terminal 29 . In the embodiment, the high-side switch 21 and the low-side switch 23 are both metal-oxide semiconductor (MOS) components. The high-side switch 21 and the low-side switch 23 can each include a gate “G”, a source “S”, and a drain “D.”

The gate “G” of the high-side switch 21 is electrically coupled to the first pre-driver 25 , the drain “D” of the high-side switch 21 is electrically coupled to a direct current source Vcc, and the source “S” of the high-side switch 21 is electrically coupled to the output terminal 29 . The first pre-driver 25 can switch the high-side switch 21 on or off. The gate “G” of the low-side switch 23 is electrically coupled to the second pre-driver 27 , the drain “D” of the low-side switch 23 is electrically coupled to the output terminal 29 , and the source “S” of the low-side switch 23 is grounded. The second pre-driver 27 can switch the low-side switch 23 on or off. The first pre-driver 25 and the second pre-driver 27 cooperatively control the high-side switch 21 and the low-side switch 23 to alternately turn on.

In the embodiment, the high-side switch 21 and the low-side switch are both N-metal oxide semiconductor (NMOS) components.

The ESD protection device 10 can include a first ESD protection component 11 and a second ESD protection component 13 . The first ESD protection component 11 and the second ESD protection component 13 are each a transistor, which includes a gate “G′”, a source “S′”, and a drain “D′.” The first ESD protection component 11 is electrically coupled to the high-side switch 21 in parallel. The second protection component 13 is electrically coupled to the low-side switch 23 . In the embodiment, the first ESD protection component 11 and the second ESD protection component 13 are fingers devices.

The gate “G′” of the first ESD protection component 11 is electrically coupled to the gate “G” of the high-side switch 21 , the drain “D′” of the first ESD protection component 11 is electrically coupled to the DC source Vcc, and the source “S′” of the first ESD protection component 11 is electrically coupled to the source “S” of the high-side switch 21 . The gate “G′” of the second ESD protection component 13 is electrically coupled to the gate “G” of the low-side switch 23 , the drain “D′” of the second ESD protection component 13 is electrically coupled to the output terminal 29 , and the source “S′” of the second ESD protection component 13 is grounded. In the embodiment, the first ESD protection component 11 and the second ESD protection component 13 are both N-metal oxide semiconductor (NMOS) components.

Referring to FIG. 2 , the high-side switch 21 and the low-side switch 23 are arranged in a first area “A” of the IC 1 and the first ESD protection component 11 and the second ESD protection component 13 are arranged in a second area “B” of the IC 1 . A size of the first area “A” is much larger than a size of the second area “B”, thus a parasitic capacitance of the first ESD protection component 11 is less than a parasitic capacitor of the high-side switch 21 and a parasitic capacitor of the second ESD protection component 13 is less than a parasitic capacitor of the low-side switch 23 . When an ESD occurs, the first ESD protection component 11 is turned on before the high-side switch 21 and the second ESD protection component 13 is also turned on, the ESD is discharged to ground through the first ESD protection component 11 and the second ESD protection component 13 . The ESD protection device 10 has a DC converting function similar to that of the DC-DC converter 20 , thus an efficiency of the IC is improved.

It is to be understood that even though numerous characteristics and advantages of the present embodiments have been set forth in the foregoing description, with details of the structures and functions of the embodiments, the disclosure is illustrative only. Changes may be made in detail, especially in the matter of arrangement of parts within the principles of the embodiments, to the full extent indicated by the broad general meaning of the terms in which the appended claims are expressed.

Claims as granted

14 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

6 codes
IPC · International Patent Classification
Section H — Electricity
  • H02H7/12
  • H02H9/04
  • H02H3/20
  • H02H3/22
  • H01L27/02
  • H10W42/60

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomJul 2014Oct 2014Jan 2015Apr 2015Jul 2015Oct 2015Jan 2016Apr 2016Jul 2016Oct 2016USPTOApplicantNon-final rejectionResponse after non-finalNotice of allowance
USPTOApplicanthover for detail · click to open
Pendency
2.2 y
795 days filing → grant
Office actions
1
non-final + final
Responses
1
no RCE
Examiner
Danny Nguyen
art unit 2836 · TC 2800
Citations: 9 back · 0 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

⤢ drag to zoom20142016201820202022202420262028203020322034Owner 1
Titlehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock