Driving apparatus, OLED panel and method for driving OLED panel
Granted 28 Jul 2015 · 2 office actions
Assignee: BOE Technology Group Co., Ltd.
Law firm: Law firm · Log in to unlock
Attorney: Attorney · Log in to unlock
Inventors: Jun Cheng, Lei Shi, Dongfang Wang, Zhanjie Ma +4 · Examiner: Tung X Le · AU 2844 · TC 2800
Life of the application
10 dated eventsAbstract
The present disclosure relates to a driving apparatus, an OLED (Organic Light-Emitting Diode) panel, and a method for driving the OLED panel. The driving apparatus can be integrated on a substrate of pixel circuits and is capable of providing fast and stable current driving. The driving apparatus includes a switching module for selecting a voltage signal according to a received clock signal; a conversion module for converting the voltage signal into a current signal; and an output module for outputting the voltage signal or the converted current signal to drive a pixel circuit array, wherein the switching module is connected to the conversion module and the output module, and the conversion module is connected to the switching module and the output module.
Description
9 parts›CROSS REFERENCE TO RELATED APPLICATIONS
This application claims the benefit of Chinese Application No. 201110147548.5, filed Jun. 2, 2011, the entire disclosure of which is incorporated herein by reference.
›TECHNICAL FIELD OF THE DISCLOSURE
The present disclosure relates to a driving apparatus, an OLED (Organic Light-Emitting Diode) panel, and a method for driving OLED panel.
›BACKGROUND
A display adopting OLED (Organic Light-Emitting Diode) is a newly developing flat panel display device. Due to the advantages of the display adopting OLED, such as simple preparation process, low cost, fast response speed, easy to achieve color display and a large display screen, low power consumption, easy to match a integrated circuit driver, high luminance, wide range of operating temperature, thin and light structure, easy to achieve flexible display, and the like, so the display adopting OLED has a wide range of applications.
According to the driving manners, OLED can be divided into two different types: Passive Matrix Organic Light Emission Display (PMOLED) and Active Matrix Organic Light Emission Display (AMOLED). The Passive Matrix Organic Light Emission Display has a simple preparation process and a low cost, but has the disadvantages of crosstalk, high power consumption, and short life-span, etc., and thus does not meet the requirements of display with high resolution and large size. On the contrary, Active Matrix Organic Light Emission Display allows a pixel unit to emit light during the period of a frame by incorporating Thin Film Transistors (TFT) in the panel, and thus has the advantages of low driving current being required, low power consumption and long life-span and is capable of satisfying the requirements of display with high resolution, multiple grey levels and large size.
However, TFT has a threshold voltage, and the drift of the threshold voltage will cause non-uniformity of the luminance of OLED. Various pixel compensation circuits are proposed to solve the above problem, and can be divided, according to driving signals, into two different types: Voltage Programmed Pixel Circuit (VPPC) and Current Programmed Pixel Circuit (CPPC). CPPC is capable of compensating the effects of threshold voltage of TFT, carrier mobility and temperature. Meanwhile, the luminance of OLED can be controlled more accurately by adopting CCPC, since OLED is a current-driving device, the luminance of which is proportion to the current flowing through OLED.
The configuration of a current driving pixel unit of current mirror type in the prior art is shown in FIG. 1 , and the timing sequence for controlling the pixel unit shown in FIG. 1 is illustrated in FIG. 2 . In FIGS. 1 , A 2 and A 4 are controlled to be tuned on alternatively, and OLED is driven by A 1 . Such a configuration is capable of compensating the variation of the output current caused by such factors as the parameters of devices in a pixel current array and the temperature. Nevertheless, the main defect of the pixel circuit shown in FIG. 1 lies in the parasitic capacitances generated by the switching transistors A 2 and A 3 and the overlap capacitances between signal lines, wherein the overlap capacitances causes the Current Programmed Pixel Circuit to take a long time to achieve a stable current in the condition of low grey level and low current, which in turn severely constrains the application of the pixel unit of current driving type in a display of large dimension and high resolution.
›SUMMARY
In view of the above, the present disclosure provides a driving apparatus, an OLED panel and a method for driving the OLED panel, for providing fast and stable data current and thus achieving the driving of pixel circuit of current driving type and compensation for the threshold voltage of TFT.
In an embodiment of the present disclosure, there is provided a driving apparatus including a switching module for selecting a voltage signal according to a received clock signal; a conversion module for converting the voltage signal into a current signal; and an output module for outputting the voltage signal or the converted current signal to drive a pixel circuit array, wherein an output terminal of the switching module is connected to an input terminal of the conversion module and an input terminal of the output module, and an output terminal of the conversion module is connected to an input terminal of the output module.
In an embodiment of the present disclosure, there is provided an OLED panel including substrate and a pixel circuit array formed on the substrate, as well as the driving apparatus.
In an embodiment of the present disclosure, there is provided a method for driving an OLED panel including the steps of: inputting a first level signal from a clock signal generating module to a switching module; transmitting a received data voltage signal from an output module to a pixel circuit array; inputting a second level signal from the clock signal generating module to the switching module; converting by a conversion module the received data voltage signal into a data current signal; transmitting the data current signal from the output module to the pixel circuit array to drive OLED.
In an embodiment of the present disclosure, there is provided a driving apparatus including a switching module for selecting a voltage signal according to a received clock signal; a conversion module for converting the voltage signal into a current signal; and an output module for outputting the voltage signal or the converted current signal to drive a pixel circuit array, wherein the switching module is connected to the conversion module and the output module, and the conversion module is connected to the switching module and the output module. The driving apparatus according to the embodiment of the present disclosure selects the voltage signal by the switching module, and thus can firstly output the voltage signal, quickly charge/discharge parasitic capacitance on a data line by the voltage signal, and then output a current signal. So, the effect of the parasitic capacitance on the current signal is reduced and the output current can achieve a stable state quickly, which thus is helpful for the stable driving of the pixel circuit array. Meanwhile, the circuit of driving current type can effectively compensate the effects of such factors as threshold voltage of TFT, carrier mobility, temperature, and the like.
›BRIEF DESCRIPTION OF THE DRAWINGS
The present disclosure will become more fully understood from the detailed description given hereinafter and the accompanying drawings which are given by way of illustration only, and thus are not limitative of the present disclosure and wherein:
FIG. 1 is a schematic diagram showing a driving pixel unit apparatus in the prior art;
FIG. 2 is a timing sequence diagram of the driving pixel unit apparatus shown in FIG. 1 ;
FIG. 3 is a main block diagram of a driving apparatus according to an embodiment of the present disclosure;
FIG. 4 is a detail block diagram of the driving apparatus according to the embodiment of the present disclosure;
FIG. 5A is a specific configuration diagram of the driving apparatus according to the embodiment of the present disclosure;
FIG. 5B is a detail block diagram of the conversion module and a connection diagram of the conversion module and other modules in the embodiment of the present disclosure;
FIG. 6A is a detail configuration diagram of the driving apparatus with a conversion module being implemented in another manner in an embodiment of the present disclosure;
FIG. 6B is a schematic diagram of the operational amplifier in the embodiment of the present disclosure;
FIG. 6C is a detail block diagram of the conversion module and a connection diagram of the conversion module and other modules in another embodiment of the present disclosure;
FIG. 7 is a main flowchart of a method for driving OLED panel according to an embodiment of the present disclosure; and
FIG. 8 is detail flowchart of the method for driving OLED panel according to an embodiment of the present disclosure.
›DETAILED DESCRIPTION · 1 of 4
In summary, a driving apparatus according to an embodiment of the present disclosure includes a switching module for selecting a voltage signal according to a received clock signal; a conversion module for converting the voltage signal into a current signal; and an output module for outputting the voltage signal or the converted current signal to drive a pixel circuit array, wherein the switching module is connected to the conversion module and the output module, and the conversion module is connected to the switching module and the output module. The driving apparatus according to the embodiment of the present disclosure can firstly output the voltage signal by selecting the voltage signal with the switching module, and quickly charge/discharge parasitic capacitance across data lines by the voltage signal, then output a current signal so as to reduce the effect of the parasitic capacitance on the current signal, so that the current signal can reach a stable state quickly, decreasing the non-uniformity of the output current and facilitating the stable driving of the pixel circuit array. Meanwhile, Current Programmed Pixel Circuit can effectively compensate the effects of such factors as threshold voltage of TFT, carrier mobility, temperature, and the like.
OLED panel according to an embodiment of the present disclosure includes a substrate, a pixel circuit array formed on the substrate, and a driving apparatus. An input terminal of the pixel circuit array is connected to an output terminal of the driving apparatus. That is, a data line of the pixel circuit array is connected to the output terminal of the driving apparatus.
Referring to FIG. 3 , the driving apparatus according to an embodiment of the present disclosure includes a switching module 301 , a conversion module 302 and an output module 303 . A first output terminal of the switching module 301 is connected to an input terminal of the conversion module 302 , a second output terminal of the switching module 301 is connected to an input terminal of the output module 303 , and an output terminal of the conversion module 302 is connected to an input terminal of the output module 303 . All of the transistors used in the embodiment of the present disclosure may be TFT (Thin Film Field Effect Transistor).
Referring to FIG. 4 , the driving apparatus can further include a voltage generating module 304 and a clock signal generating module 305 . An output terminal of the clock signal generating module 305 is connected to a first input terminal of the switching module 301 , and an output terminal of the voltage generating module 304 is connected to a second input terminal of the switching module 301 .
Referring to FIG. SA, a specific configuration diagram of the driving apparatus according to the embodiment of the present disclosure is shown. The switching module 301 in the embodiment of the present disclosure may be a switching circuit. The switching module 301 is used to select and output a voltage signal according to a received clock signal. The switching module 301 can include a first switching transistor (hereinafter, referred to as T 1 ) and a second switching transistor (hereinafter, referred to as T 2 ). A gate of T 1 is connected to a gate of T 2 , and is connected to the clock signal generating module 305 ; a source of T 1 is connected to a drain of T 2 , and is connected to the voltage generating module 304 ; a drain of T 1 is connected to the conversion module 302 , and a source of T 2 is connected to the output module 303 , that is, to a data line of the pixel circuit array via the output module 303 . The switching module 301 has two input terminals and two output terminals, wherein a first input terminal is the terminal at which the gate of T 1 and the gate of T 2 are connected, a second input terminal is the terminal at which the source of T 1 and the drain of T 2 are connected, a first output terminal is the terminal connected with the drain of T 1 , and a second output terminal is the terminal connected with the source of T 2 . T 1 and T 2 in the embodiment of the present disclosure are TFTs with opposite polarity, for example, T 1 is a P type TFT and T 2 is a N type TFT so that T 1 and T 2 are complementary, and only one control signal is required for controlling T 1 and T 2 to be on or off. Alternatively, T 1 and T 2 may also be TFTs with the same polarity, for example, both T 1 and T 2 are P type TFTs or N type TFTs, and two control signals are required at this time to control T 1 and T 2 respectively. Or, T 1 and T 2 may be triodes instead of TFTs, nevertheless the field effect transistor is a voltage-controlled device and the triode is a current-controlled device, and thus the switching module 301 adopting the field effect transistor has a better effect than that adopting the triode. Or, the switching module 301 may also adopts other circuits having a switching and selecting function. When T 1 is a P type TFT and T 2 is a N type TFT, the clock signal generating module 305 first outputs a high level signal, and thus T 1 turns off and T 2 turns on, so that a data voltage signal generated by the voltage generating module 304 arrives at a data line via T 2 and the output module 303 . The data voltage signal can charge the parasitic capacitance on the data line quickly. After that, the signal generated by the clock signal generating module 305 changes from the high level to a low level, and thus T 1 turns on and T 2 turns off, so the data voltage signal generated by the voltage generating module 304 does not flow directly into the output module 303 , but enters into the conversion module 302 via T 1 .
The conversion module 302 is used to convert a received voltage signal into a current signal and output the same. The conversion module 302 includes a first transistor M 1 , a second transistor M 2 , a third transistor M 3 , a fourth transistor M 4 , a fifth transistor M 5 , a sixth transistor M 6 , a seventh transistor M 7 , a eighth transistor M 8 , a ninth transistor M 9 and a tenth transistor M 10 . A gate of M 1 is connected to the drain of T 1 in the switching module 301 ; a drain of M 1 is connected to a drain and a gate of M 3 and a gate of M 4 ; a source of M 1 is connected to a source of M 6 , a gate and a drain of M 9 , and a source of M 10 , and is grounded; a gate and a drain of M 2 is connected to a gate of M 5 , a drain of M 4 and a gate of M 10 ; a source of M 2 is connected to a source of M 9 , a source of M 5 and a gate of M 6 ; a source of M 3 is connected to a source of M 4 , a source of M 7 and a source of M 8 and to a first power supply VDD with a certain potential, and VDD may be an output terminal of a power supply line for supplying power in the embodiment of the present disclosure; a drain of M 5 is connected to a drain and a gate of M 7 , and a gate of M 8 ; a drain of M 6 is connected to a drain of M 8 ; a drain of M 10 is connected to the source of T 2 in the switching module 301 , and both are connected to the output module 303 together, that is, both are connected to the data line of the pixel circuit array together via the output module 303 . In the embodiment of the present disclosure, M 1 , M 2 , M 5 , M 6 and M 10 are all N type TFTs, and M 3 , M 4 , M 7 , M 8 and M 9 are all P type TFTs. The polarities of M 1 -M 10 can be changed, but M 1 , M 2 , M 5 , M 6 and M 10 should be of the same polarity, and M 3 , M 4 , M 7 , M 8 and M 9 should be of the same polarity. Under such a circumstance, connections among the respective elements in the circuit can be changed respectively according to the polarities of TFTs, and those skilled in the art can easily make the corresponding variations according to the prior art and the concept of the present invention, so no more descriptions and diagrams are detailed here.
›DETAILED DESCRIPTION · 2 of 4
M 1 , M 2 , M 3 and M 4 constitute a cascode mirror current source configuration for implementing the conversion from a data voltage signal to a data current signal. The configuration may also be substituted by other configuration units having the function of voltage conversion.
Referring to FIG. 5B , a detailed block diagram of the conversion module 302 in the embodiment of the present disclosure is shown. The conversion module 302 includes a data voltage input unit 30211 , a threshold voltage compensating unit 30221 , and a data current output unit 30231 . An input terminal of the data voltage input unit 30211 is connected to the first output terminal of the switching module 301 , an output terminal of the data voltage input unit 30211 is connected to an input terminal of the threshold voltage compensating unit 30221 , an output terminal of the threshold voltage compensating unit 30221 is connected to an input terminal of the data current output unit 30231 , and an output terminal of the data current output unit 30231 is connected to the input terminal of the output module 303 .
M 1 , M 2 , M 3 , M 4 and M 9 constitute the data voltage input unit 30211 for converting the received data voltage signal into the data current signal. The data voltage input unit 30211 may also be substituted by other configurations having the function of converting a data voltage into a data current. M 5 , M 6 , M 7 and M 8 constitute the threshold voltage compensating unit 30221 , which implements the compensation for threshold voltage of TFT by designing TFT with different width/length ratio of channel. That is, the threshold voltage compensating unit 30221 is used to compensate the threshold voltage of the transistor. Such a configuration may also be substituted by other configuration units having the function of compensating the threshold voltage of TFT. M 10 constitutes the data current output unit 30231 for outputting the converted data current signal, and is connected to the pixel circuit array via the output module 303 for inputting the data current signal to the pixel circuit array. The data voltage input unit 30211 can be also referred as a first data voltage input unit.
When T 1 turns on and T 2 turns off in the switching module 301 , the data voltage signal V Data enters into the conversion module 302 through the gate of M 1 . The gate and drain of M 3 are connected together, and thus M 3 operates always in the saturation region after it turns on. At the same time, the source voltage of M 3 is the same as that of M 4 , and the gate voltage of M 3 is the same as that of M 4 . It can be seen from FIG. 5A that the current of M 1 is the same as that of M 3 , and the current of M 2 is the same as that of M 4 . The following equations can be obtained according to the formulae for calculating the current of TFT in the saturation region.
I M1 =I M3 =½( W/L ) M1 C OX μ n ( V Data −V Th ) 2 (1)
I M2 =I M4 =½( W/L ) M2 C OX μ n ( V Out −V A −V Th ) 2 (2)
I M1 *I M2 =I M3 *I M4 (3)
wherein W represents the length of channel of TFT, L represents the width of channel of TFT, Cox represents the capacitance of the insulating layer of TFT, μ n represents the carrier mobility, and V Th represents the threshold voltage of TFT. V A represents the source voltage of M 5 in FIG. 5A , and V out represents the drain voltage of M 2 in FIG. 5A .
TFT can be designed as (W/L) M2 *(W/L) M4 =4(W/L) M1 *(W/L) M3 so as to obtain:
V Out =½ V Data +V A +½ V Th (4)
Meanwhile, the length/width ration of channel of M 5 and that of M 6 can be designed to be the same, that is, (W/L) M5 =(W/L) M6 , and M 7 and M 8 are in a cascode connection, so the current flowing through M 7 is the same as that flowing through M 8 , that is, I M7 =I M8 , and we can obtain:
I M7 =I M5 =½( W/L ) M5 C OX μ n ( V OUT −V A −V Th ) 2 (5)
I M8 =I M6 =½( W/L ) M6 C OX μ n ( V A −V Th ) 2 (6)
V Out =2V A (7)
Then we can obtain:
V out =V Data +V Th (8)
Then, the data current output from M 10 can be:
I Data =½( W/L ) M10 C OX μ n ( V Out −V Th ) 2 =½( W/L ) M10 C OX μ n V Data 2 (9)
It can be seen that the data current output from M 10 is independent of the threshold voltage of TFT in the driving apparatus, that is to say, the drift of the threshold voltage of TFT will not affect the output current of the driving apparatus, and thus the compensation for the threshold voltage of TFT can be achieved.
With the conversion module 302 , the conversion from the data voltage signal to the data current signal can be implemented, and thus the pixel circuit array of current driving type can be driven by a chip for providing voltage driving. As a result, the technical problem of the pixel circuit array of current driving type lacking corresponding source driving Integrated Circuit Chips can be solved, while maintaining the advantages of high stability and high accuracy of the pixel circuit array of current driving type. At the same time, the conversion module 302 is capable of compensating the threshold voltage of TFT, and thus a stable output of the data current is achieved.
Under the control of the clock signal generating module 305 , the pixel circuit array is driven by a constant data voltage signal in a first stage and by a constant data current signal in a second stage. As compared with the conventional driving manner, the effects of the driving manner according to the embodiment of the present disclosure and the conventional driving manner are the same in the stage of OLED emitting light; however in the stage of driving, the driving apparatus proposed in the embodiment of the present disclosure can make the driving current achieve a stable state quickly and thus has a better effect on the driving for the pixel circuit array.
The output module 303 is used to output the voltage signal or the converted current signal to drive the pixel circuit array. More specifically, the output module 303 may be a lead wire which is connected to the input terminal of the data line. The output terminal of the data line is connected to the pixel circuit array.
›DETAILED DESCRIPTION · 3 of 4
The voltage generating module 304 is used to generate the data voltage signal.
The clock signal generating module 305 is used to generate a clock signal. More specifically, the clock signal generating module 305 can generate a changing clock signal. For example, the clock signal generating module 305 in the embodiment of the present disclosure first generates a first level signal, that is, a high level signal in the embodiment of the present disclosure, and then generates a second level signal, that is, a low level signal in the embodiment of the present disclosure. The signal generated by clock signal generating module 305 can change correspondingly according to the polarity of TFT in the driving apparatus.
Referring to FIG. 6A , a specific configuration diagram of the driving apparatus with a conversion module 302 being implemented in another manner according to an embodiment of the present disclosure is shown.
The conversion module 302 is used to convert a received voltage signal into a current signal. The conversion module 302 includes a first amplifier A 1 , a second amplifier A 2 , a first resistor R 1 , a second resistor R 2 , a third resistor R 3 , a fourth resistor R 4 , and a fifth resistor R 5 . A terminal of R 3 is connected to the drain of T 1 in the switching module 301 ; another terminal of R 3 is connected to a terminal of R 5 and to a first input terminal of A 1 (terminal D in FIG. 6A ); a terminal of R 1 is grounded, and another terminal of R 1 is connected to a terminal of R 2 and to a second input terminal of A 1 (that is, terminal C in FIG. 6A ); another terminal of R 2 is connected to a terminal of R 4 and to an output terminal of A 1 (that is, terminal A in FIG. 6A ); another terminal of R 4 is connected to a first input terminal of A 2 (that is, terminal Vout in FIG. 6A ); another terminal of R 5 is connected to an output terminal of A 2 (that is, terminal B in FIG. 6A ); a second input terminal of A 2 (that is, terminal E in FIG. 6A ) is connected to the output terminal of A 2 ; and the terminal Vout is connected to the output module 303 . A 1 and A 2 are cascode operational amplifiers, the schematic diagram of which is shown in FIG. 6B . The cascode operational amplifier includes four TFTs (M 11 , M 12 , M 13 and M 14 ), which is similar to a differential circuit and can suppress zero drift. In the embodiment of the present disclosure, R 1 , R 2 , R 3 , R 4 and R 5 have the same resistance.
Referring to FIG. 6C , a detail block diagram of another conversion module 302 according to an embodiment of the present disclosure is shown. The conversion module 302 includes a data voltage input unit 30212 and a negative feedback unit 30222 . A 1 , R 1 , R 2 , R 3 and R 4 constitute the data voltage input unit 30212 for converting the received data voltage signal into the data current signal. The data voltage input unit 30212 can also be substituted by other configuration units having the function of voltage converting. A 2 and R 5 constitute the negative feedback unit 30222 for compensating the threshold voltage of transistor. With the negative feedback circuit, the constancy of gain can be effectively increased, the non-linear distortion can be effectively reduced, the noise in the feedback loop can be effectively suppressed, and the frequency band can be effectively extended. The negative feedback unit 30222 can also be substituted by other configuration units having the effect of feedback. An input terminal of the data voltage input unit 30212 is connected to the first output terminal of the switching module 301 , an output terminal of the data voltage input unit 30212 is connected to an input terminal of the negative feedback unit 30222 and the input terminal of the output module 303 , and an output terminal of the negative feedback unit 30222 is connected to an input terminal of the data voltage input unit 30212 . The data voltage input unit 30212 cal also be referred to as a second data voltage input unit.
When T 1 turns on and T 2 turns off in the switching module 301 , the data voltage signal enters the conversion module 302 via R 3 . The data voltage signal V Data generated by the voltage generating module 304 is applied to the first input terminal of A 1 via R 3 . According to the principle of the operational amplifier, the voltage at the terminal C and the voltage at the terminal D in FIG. 6A satisfy the following equation:
V C =V D (10)
For the same reasons,
V E =V B =V OUT (11)
According to the Law of Current Conservation,
( V DATA −V D )/ R 3 =( V D −V B )/ R 5 (12)
( V A −V OUT )/ R 4 =( V C −V A )/ R 2 =(0− V C )/ R 1 (13)
Since R 1 =R 2 =R 3 =R 4 =R 5 =R, so we can obtain:
V A =2 V C =2 V D (14)
V DATA +V OUT =2 V D (15)
Then, we can obtain:
I Data =( V A −V OUT )/ R=V DATA /R (16)
Consequently, the conversion from the data voltage signal to the data current signal can be implemented. Also it can be seen from the equation (16) that the output data current signal is independent of the threshold voltage of TFT, and thus the compensation for the threshold voltage of TFT can be achieved.
A method for driving a pixel circuit array will be described below by means of a specific flow.
Referring to FIG. 7 , the main flow of the method for driving OLED panel according to the embodiment of the present disclosure is as follows:
At step 701 , the clock signal generating module 305 inputs a first level signal to the switching module 301 . The first level signal is a high level signal in the embodiment of the present disclosure.
At step 702 , the output module 303 transmits a received data voltage signal to a pixel circuit array. In combination with FIG. 6 , T 1 turns off and T 2 turns on in the switching module 301 , so the switching module 301 transmits the received data voltage signal to the output module 303 , and the output module 303 then transmits the received data voltage signal to the pixel circuit array.
At step 703 , the clock signal generating module 305 inputs a second level signal to the switching module 301 . The second level signal is a low level signal in the embodiment of the present disclosure.
›DETAILED DESCRIPTION · 4 of 4
At step 704 , the conversion module 302 converts the received data voltage signal into a data current signal. Combining FIG. 6 , T 2 turns off and T 1 turns on in the switching module 301 , so the switching module 301 transmits the received data voltage signal to the conversion module 302 , and the conversion module 302 then converts the received data voltage signal into the data current signal.
At step 705 , the output module 303 transmits the data current signal to the pixel circuit array for driving OLED. After the conversion module 302 converts the received data voltage signal into the data current signal, the conversion module 302 transmits the data current signal obtained to the output module 303 , and then the output module 303 transmits the data current signal to the pixel circuit array for driving OLED.
Referring FIG. 8 , the detailed flow of the method for driving OLED panel according to the embodiment of the present disclosure is as follows:
At step 801 , the clock signal generating module 305 inputs a high level signal to the switching module 301 . The embodiment of the present disclosure will be described in detail in conjunction with FIG. 6 .
At step 802 , T 2 in the switching module 301 transmits a received data voltage signal to the output module 303 , at this time, T 1 in the switching module 301 turns off
At step 803 , the output module 303 transmits the received data voltage signal to the pixel circuit array.
At step 804 , the input signal from the clock signal generating module 305 changes from a high level to a low level.
At step 805 , T 1 in the switching module 301 transmits the received data voltage signal to the conversion module 302 , at this time, T 2 in the switching module 301 turns off
At step 806 , the conversion module 302 converts the received data voltage signal into a data current signal.
At step 807 , the conversion module 302 transmits the data current signal obtained by the conversion to the output module 303 .
At step 808 , the output module 303 transmits the data current signal to the pixel circuit array.
The driving apparatus according to the embodiment of the present disclosure includes a switching module 301 for selecting a voltage signal according to a received clock signal; a conversion module 302 for converting the voltage signal into a current signal; and an output module 303 for outputting the voltage signal or the converted current signal to drive a pixel circuit array, wherein the switching module 301 is connected to the conversion module 302 and the output module 303 , and the conversion module 302 is connected to the switching module 301 and the output module 303 . The driving apparatus according to the embodiment of the present disclosure selects the voltage signal by the switching module 301 , and thus can firstly output the voltage signal, quickly charge/discharge parasitic capacitance across data lines by the voltage signal; and then output a current signal. Consequently, the effect of the parasitic capacitance on the current signal is reduced, so that the output current can achieve a stable state quickly, which thus is helpful for the stable driving of the pixel circuit array. Meanwhile, the pixel circuit of current driving type can effectively compensate the effects of such factors as threshold voltage of TFT, carrier mobility, temperature, and the like, and thus the stability of the circuit can be increased.
The benefits of the embodiments of the present disclosure lie in that, by controlling the switching module 301 , a data voltage signal can firstly be output to quickly charge/discharge the parasitic capacitance on a data line, so that the electrical potential on the data line can be adjusted to close to a predetermined value in a short time while reducing the effect of the parasitic capacitance on the current signal. After that, the data voltage signal enters into the conversion module 302 under the control of the switching module 301 and is then converted to a data current signal corresponding to the data voltage signal, so as to directly drive a pixel circuit array by the data current signal, which expedites the driving process of the pixel circuit array of current driving type. As a result, the embodiment of the present disclosure may have the advantages of high accuracy and good stability. The data voltage signal in the embodiment of the present disclosure can be supplied directly by the existing data voltage generating IC (Integrated Circuit) for TFT-LCD (Thin Film Transistor-Liquid Crystal Display), so that the problem of the existing pixel circuit array of current driving type lacking a dedicated driving IC can be solved.
The above descriptions are only for illustrating the preferred embodiments of the present disclosure, and in no way limit the scope of the present disclosure. The embodiments of the disclosure being thus described, it will be obvious that the same may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the disclosure, and all such modifications as would be obvious to those skilled in the art are intended to be included within the scope of the following claims.
Claims as granted
15 claimsLog in to read the claims of this application.
Log in to unlockClassifications
3 codes- G09G5/00
- G09G3/32
- H05B44/00
Claim changes
SoonSee which claims were amended, added or cancelled during examination, with every added and removed word marked.
The published claims of this application are not paired with the granted ones in what we hold.
File wrapper
See the full prosecution history — every USPTO and applicant action on this file, in order.
Log in to unlockDocuments
Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.
Log in to unlockChain of title
See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.
Log in to unlock