Display device and method for manufacturing the same

This application claims the benefit of Korean Patent Application No. 10-2010-0069707 filed on Jul. 19, 2010, which is hereby incorporated by reference.

1. Field

The present invention relates to a display device and a method for manufacturing the same.

2. Related Art

With the development of multimedia, the importance of flat panel displays has recently been increased. Thus, various types of flat panel displays such as liquid crystal displays, plasma displays, and organic electroluminescence displays, and the like are in current use.

Among those display devices, some display devices, such as liquid crystal displays and organic electroluminescence displays, have used a method in which after a panel module is manufactured, the lighting state of a panel and the like is tested, and calibration data generated according to the state of the panel is stored in a memory unit mounted on a main board. The calibration data stored in the memory unit interworks with a timing driving unit mounted on the main board so as to calibrate a data signal to be supplied to the panel.

However, in the case of a panel module released without a main board, a memory unit storing calibration data is also omitted. Unlike this, in the case of a panel module with a main board, a client needs to execute the process of generating and storing calibration data. That is, since a memory unit storing calibration data is mounted on a main board in a related art panel module, it is difficult to cope with clients' various demands, and this needs to be solved.

According to an aspect of the present invention, there is provided a display device, including: a panel; a driving circuit board connected to the panel; a driving unit mounted on the driving circuit board and driving the panel; a printed circuit board connected to the driving circuit board; and a memory unit mounted on the printed circuit board and storing calibration data for calibrating a data signal supplied to the panel.

According to another aspect of the present invention, there is provided a method for manufacturing a display panel, the method including: forming a panel; connecting a driving circuit board on which a driving unit is mounted to the panel; connecting a printed circuit board on which a memory unit is mounted to the driving circuit board; connecting a flexible printed circuit board to the printed circuit board; connecting a panel testing device to the flexible printed circuit board; and establishing data communication with the memory unit by using the panel testing device, and storing in the memory unit calibration data for calibrating a data signal supplied to the panel.

The above and other objects and features of the present invention will become apparent from the following description of preferred embodiments given in conjunction with the accompanying drawings, in which:

FIG. 1 is a schematic block diagram of a display device according to an exemplary embodiment of the present invention;

FIG. 2 is an exemplary view illustrating the configuration of a sub-pixel circuit of a liquid crystal display panel;

FIG. 3 is an exemplary view illustrating the configuration of a sub-pixel circuit of an organic electroluminescence display panel;

FIG. 4 is a view illustrating the configuration of a display module according to an exemplary embodiment of the present invention;

FIG. 5 is a view illustrating how a main board is connected to the panel module depicted in FIG. 4 ; and

FIG. 6 is a view for explaining the generation and storage of calibration data using a panel testing device in a method for manufacturing a display device according to an exemplary embodiment of the present invention.

Reference will now be made in detail embodiments of the invention examples of which are illustrated in the accompanying drawings.

FIG. 1 is a schematic block diagram of a display device according to an exemplary embodiment of the present invention, FIG. 2 is an exemplary view illustrating the configuration of a sub-pixel circuit of a liquid crystal display panel, and FIG. 3 is an exemplary view illustrating the configuration of a sub-pixel circuit of an organic electroluminescence display panel.

As shown in FIG. 1 , a display device according to an exemplary embodiment of the present invention includes a timing driving unit TCN, a gate driving unit SDRV, a data driving unit DDRV, and a panel PNL.

The timing driving unit TCN receives a vertical synchronous signal Vsync, a horizontal synchronous signal Hsync, a data enable signal DE, a clock signal CLK, and data signal DDATA from the outside. The timing driving unit TCN controls the operation timing of the data driving unit DDRV and the gate driving unit SDRV by using timing signals such as a vertical synchronous signal Vsync, a horizontal synchronous signal Hsync, a data enable signal DE, a clock signal CLK, and the like. Since the timing driving unit TCN can determine a frame period by counting the data enable signal DE of one horizontal period, the vertical synchronous signal Vsync and the horizontal synchronous signal Hsync supplied from the outside may be omitted. Control signals generated from the timing driving unit TCN may include a gate timing control signal GDC for controlling the operation timing of the gate driving unit SDRV, and a data timing control signal DDC for controlling the operation timing of the data driving unit DDRV. The gate timing control signal GDC includes a gate start pulse GSP, a gate shift clock GSC, a gate output enable signal GOE, and the like. The gate start pulse GSP is supplied to a gate drive integrated circuit IC where the first gate signal is generated. The gate shift clock GSC is a clock signal input in common to gate drive ICs for shifting the gate start pulse GSP. The gate output enable signal GOE controls the output of gate drive ICs. The data timing control signal DDC includes a source start pulse SSP, a source sampling clock SSC, a source output enable signal SOE, and the like. The source start pulse SSP controls the start point of the data sampling of the data driving unit DDRV. The source sampling clock SSC is a clock signal that controls data sampling in the data driving unit DDRV based on a rising or falling edge. The source output enable signal SOE controls the output of the data driving unit DDRV. Meanwhile, the source start pulse SS supplied to the data driving unit DDRV may be omitted according to a data transmission scheme.

The gate driving unit SDRV sequentially generates a gate signal while shifting the level of a signal to a swing width of gate driving voltage at which transistors of sub-pixels SP included in a panel PNL are operable, in response to the gate timing control signal GDC supplied from the timing driving unit TCN. The gate driving unit SDRV supplies the generated gate signal to the sub-pixels SP included in the panel PNL through gate lines SL 1 to SLm. The gate driving unit SDRV may be formed directly in the panel PNL by a gate-in-panel GIP method or be formed outside the panel PNL.

The data driving unit DDRV performs sampling and latching upon a digital data signal DDATA supplied from the timing driving unit TCN in response to the data timing control signal DDC supplied from the timing driving unit TCN, thus converting it into data of a parallel data system. When converting the digital data signal into data of a parallel data system, the data driving unit DDRV converts the digital data signal DDATA into a gamma reference voltage, thus converting it into an analog data signal ADATA. The data driving unit DDRV supplies the converted data signal ADATA to the sub-pixels (SP) included in the panel PNL through data lines DL 1 to DLn.

The panel PNL includes the sub-pixels SP arranged in the form of a matrix. The panel PNL may be configured as a liquid crystal display panel or an organic electroluminescence display panel. In a case where the panel PNL is configured as a liquid crystal display panel, the sub-pixel SP may have the following circuit configuration as shown FIG. 2 . A switching transistor TFT has a gate connected to a gate line SL 1 to which a gate signal is supplied, one end connected to a data line DL 1 to which a data signal is supplied, and the other end connected to a first node n 1 . A pixel electrode 1 located at one side of a liquid crystal cell Clc has one end connected to the first node n 1 connected to the other end of the switching transistor TFT, and a common electrode 2 located at the other side of the liquid crystal cell Clc is connected to a common voltage line Vcom. A storage capacitor Cst has one end connected to the first node, and the other end connected to the common voltage line Vcom. The liquid crystal display panel having such a sub-pixel SP structure may display an image by the transmission of light according to a change in a liquid crystal layer included in each sub-pixel according to a gate signal supplied through the gate line SL 1 and a data signal supplied through the data line DL 1 .

Unlike the above, in a case where the panel PNL is configured as an organic electroluminescence display panel, the sub-pixel may have the following circuit configuration as shown in FIG. 3 . A switching transistor T 1 has a gate connected to a gate line SL 1 to which a gate signal is supplied, one end connected to a data line DL 1 to which a data signal is supplied, and the other end connected to a first node n 1 . A driving transistor T 2 has a gate connected to the first node n 1 , one end connected to a second node n 2 connected to a first power line VDD through which high-potential driving power Vdd is supplied, and the other end connected to a third node n 3 . A storage capacitor Cst has one end connected to the first node n 1 and the other end connected to the second node n 2 . An organic light emitting diode D has an anode connected to the third node n 3 connected to the other end of the driving transistor T 2 , and a cathode connected to a second power line VSS to which low-potential driving power Vss is supplied. The organic electroluminescence display panel having the above sub-pixel (SP) structure may display an image as a light emission layer included in each pixel emits light according to a gate signal supplied, through the gate line SL 1 and a data signal supplied through the data line DL 1 .

Hereinafter, the configuration of a panel module of a display device according to an exemplary embodiment of the present invention will be described.

FIG. 4 is a view illustrating the configuration of a display module according to an exemplary embodiment of the present invention, and FIG. 5 is a view illustrating how a main board is connected to the panel module depicted in FIG. 4 ; and

As shown in FIG. 4 , a panel module of a display device according to an exemplary embodiment of the present invention includes a panel PNL, a driving circuit board TCP, printed circuit boards PCB 1 and PCB 2 , and a memory unit MEM.

The panel PNL is formed as a liquid crystal display panel or an organic electroluminescence display panel as described above.

The driving circuit board TCP is electrically connected to a pad, formed on the panel PNL, by an anisotropic conductive layer or the like. A driving unit D-IC driving the panel PNL, for example, a data driving unit, is mounted on the driving circuit board TCP. A gate driving unit (not shown) may be directly formed in the panel PNL by a gate-in-panel (GIP) method. The driving circuit board TCP may be configured as a tape carrier package, but it is not limited thereto. Here, in the case of the driving circuit board TCP on which the driving unit D-IC is mounted, eight driving circuit boards TCP are illustrated by way of example, but the number of driving circuit boards TCP may be varied according to the size of the panel PNL.

The printed circuit boards PCB 1 and PCB 2 may be electrically connected to the driving circuit boards TCP by an anisotropic conductive layer or the like. The printed circuit boards PCB 1 and PCB 2 may be configured as printed circuit boards, but they are not limited to the description. The memory unit MEM storing calibration data for calibrating a data signal being supplied to the panel PNL is mounted on the second printed circuit board PCB 2 of the printed circuit boards PCB 1 and PCB 2 . The memory unit MEM may be mounted on the first printed circuit board PCB 1 . The memory unit MEM may include an electrically erasable programmable read-only memory (EEPROM) and a data communication module, but it is not limited thereto. However, the calibration data stored in the memory unit MEM is downloaded from a panel testing device through data communication between the panel testing device testing the panel PNL and the memory unit MEM. This will now be described in more detail.

The panel module of the display device configured in the above manner may be released prior to the attachment of a main board. Here, the memory unit MEM storing calibration data for compensating for a data signal supplied to the panel PNL is mounted on one of the printed circuit boards PCB 1 and PCB 2 included in the panel module. Accordingly, this allows for the application of a calibration technique to products where panel compensation were impossible due to the absence of main boards, thus ensuring proven display quality and leading to the release of products meeting clients' demand.

Meanwhile, as shown in FIG. 5 , flexible printed circuit boards FFC 1 and FFC 2 are respectively connected to the printed circuit boards PCB 1 and PCB 2 included in the panel module. The printed circuit boards PCB 1 and PCB 2 and the flexible printed circuit boards FFC 1 and FFC 2 may be electrically connected by an anisotropic conductive layer or the like. The flexible printed circuit boards FFC 1 and FFC 2 may be configured as flexible flat cables, but they are limited thereto.

A main board MBD on which a timing driving unit TCN for controlling the driving unit D-IC is mounted is connected to the flexible printed circuit boards FFC 1 and FFC 2 . The timing driving unit TCN controls the data driving unit, the driving unit D-IC, the gate driving unit formed on the panel PNL, and the like. Also, the timing driving unit TCN may establish data communication with the memory unit MEM through signal lines SDL formed at the second printed circuit board PCB 2 , the second flexible printed circuit board FFC 2 and the main board MBD. The timing driving unit TCN receives calibration data from the memory unit MEM through data communication with the memory unit MEM, and calibrates a data signal to be supplied to the data driving unit, the driving unit D-IC, based on the received calibration data. A serial communication scheme may be selected as a scheme for the data communication between the timing driving unit TCN and the memory unit MEM, but the data communication scheme is not limited thereto. For example, a data communication module included in the memory unit MEM may perform data communication with the timing driving unit TCN according to an I2C serial communication scheme. In this case, the number of signal lines SDL formed at the second printed circuit board PCB 2 , the second flexible printed circuit board FFC 2 and the main board MBD is at least three. At this time, the at least three signal lines SDL include a data signal line SDA, a clock signal line SCL, and a light-protected signal line WP. Meanwhile, the signal lines SDL may utilize the dummy lines of the main board MBD, the second flexible printed circuit board FFC 2 and the second printed circuit board PCB 2 , but they are not limited thereto.

Due to the above construction, in a case of a released panel module, a client needs to perform only the process of connecting the main board MBD and the flexible printed circuit boards FFC 1 and FFC 2 where the signal lines SDL are formed. Thus, a separate additional process, caused by the formation of the memory unit MEM storing calibration data, is not demanded.

Hereinafter, a method for manufacturing a display device according to an exemplary embodiment of the present invention will be described.

FIG. 6 is a view for explaining the generation and storage of calibration data using a panel testing device in the method for manufacturing a display device according to an exemplary embodiment of the present invention.

The method for manufacturing a display device according to an exemplary embodiment of the present invention will be described with reference to FIGS. 1 to 5 and FIG. 6 .

First, a panel PNL is formed. The panel PNL is formed as a liquid crystal display panel or an organic electroluminescence display panel.

Thereafter, a driving circuit board TCP on which a driving unit D-IC is mounted is connected to the panel PNL. The driving circuit board TCP may be configured as a tape carrier package, but it is not limited thereto. For the connection between the driving circuit board TCP and the panel PNL, an anisotropic conductive layer may be used, but it is not limited thereto.

Subsequently, printed circuit boards PCB 1 and PCB 2 on which a memory unit MEM is mounted are connected to the driving circuit board TCP. The printed circuit boards PTB 1 and PCB 2 may be configured as printed circuit boards, but they are not limited thereto. The memory unit MEM may include an EEPROM, which is a non-volatile memory, and a data communication module, but the memory unit MEM is not limited thereto.

Thereafter, flexible printed circuit boards FFC 1 and FFC 2 are connected to the printed circuit boards PCB 1 and PCB 2 . The flexible printed circuit boards FFC 1 and FFC 2 may be configured as flexible flat cables, but they are not limited thereto.

Next, a panel testing device PTD is connected to the flexible printed circuit boards FFC 1 and FFC 2 . For ease of description, in FIG. 6 , a part of the panel testing device PTD is connected to the second flexible printed circuit board FFC 2 .

Subsequently, data communication with the memory unit MEM is established by using the panel testing device PTD, and calibration data for calibrating a data signal supplied to the panel PNL is stored in the memory unit MEM. The process of storing calibration data may be carried out in the order of the process of testing a state of the panel PNL with the panel testing device PTD, the process of generating calibration data according to the state of the panel PNL by using the panel testing device PTD, and the process of establishing data communication with the memory unit MEM by using the panel testing device PTD and thus storing in the memory unit MEM calibration data for calibrating a data signal supplied to the panel PNL, but the order is not limited to the description.

As for the panel testing device PTD used in the exemplary embodiment, any device may be used provided that it can supply a test signal or the like to the panel PNL, generate calibration data according to a state of the panel PNL by the test signal or the like, and allows the memory unit MEM to download the generated calibration data by a data communication scheme.

Meanwhile, after the calibration data is stored in the memory unit MEM, the panel testing device PTD is separated from the flexible printed circuit boards FFC 1 and FFC 2 , and the main board MBD on which a timing driving unit TCN is mounted is connected to the flexible printed circuit boards FFC 1 and FFC 2 .

The display device manufactured as described above is applicable to a television, a monitor, and a mobile device, and of course, a three-dimensional display device or the like.

According to an exemplary embodiment of the present invention, there are provided the display device and a method for manufacturing the same, in which a memory unit storing calibration data is mounted on a printed circuit board included in a panel module so as to render a product, which could not be subjected to calibration for display quality of a panel due to the absence of a main board, applicable to a calibration technique. Furthermore, the embodiment of the present invention can ensure proven display quality and allowing for the release of a product meeting a client's demand.

The foregoing embodiments and advantages are merely exemplary and are not to be construed as limiting the present invention. The present teaching can be readily applied to other types of apparatuses. The description of the foregoing embodiments is intended to be illustrative, and not to limit the scope of the claims. Many alternatives, modifications, and variations will be apparent to those skilled in the art. In the claims, means-plus-function clauses are intended to cover the structures described herein as performing the recited function and not only structural equivalents but also equivalent structures.