USPatent applicationPatented

Start-up circuit with low standby power loss for power converters

Granted 15 Apr 2014 · 1 office action

Current assignee: fairchild semiconductor corporation (on semiconductor) · originally SYSTEM GENERAL CORP.

Law firm: Law firm · Log in to unlock

Attorney: Attorney · Log in to unlock

Inventors: Wei-Hsuan Huang, Ta-Yung Yang, Rui-Hong Lu · Examiner: Adolf Berhane · AU 2838 · TC 2800

Life of the application

13 dated events
⤢ drag to zoom201020122014201620182020202220242026202820302032ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

A start-up circuit with low standby power loss for power converters according to present invention comprises a first diode and a second diode coupled to an input voltage of the power converter. A start-up resistor is coupled to the join of the first diode and the second diode. A high-voltage switch is coupled to the start-up resistor to generate a power source. A control circuit generates a switching signal for switching a transformer. A detection circuit generates a disable signal in response to the input voltage to disable the switching signal. A winding of the transformer is coupled to the power source to generate the power for the power source. The high-voltage switch is turned off to cut off the start-up resistor for saving the power loss once the voltage of the power source is higher than a threshold.

Description

7 parts
›REFERENCE TO RELATED APPLICATIONS

This Application is based on Provisional Patent Application Ser. No. 61/353,786, filed 11 Jun. 2010, currently pending.

›BACKGROUND OF THE INVENTION

1. Field of Invention

The present invention relates in general to a control circuit of power converter, and more particularly, to a start-up circuit and method for offline power converter.

2. Description of Related Art

The present invention is a start-up circuit with low standby power loss for power converters. A prior art of “Integrated start-up circuit with reduced power consumption” U.S. Pat. No. 6,906,934 that had been disclosed using the bleeding resistor of the EMI filter to start the power converter for the power saving. However, the bleeding resistor still causes a power loss that can be further reduced, particular for the light-load and no-load conditions. The objective of this invention is to use a start-up resistor to start the power converter, and the start-up resistor will be cut off to save the power loss after the start-up operation. Once the AC input power is removed, the start-up resistor will be switched on and coupled to discharge the EMI filter for the safety.

›SUMMARY OF THE INVENTION

It is an objective of the present invention to provide a start-up circuit for power converter. It can start the power converter by using a start-up resistor, and the start-up resistor will be cut off after the start-up operation for reducing the power loss.

The present invention is a start-up circuit with low standby power loss for power converters. The start-up circuit according to the present invention comprises a first diode, a second diode, a start-up resistor, a high-voltage switch, a control circuit and a detection circuit. The first diode and the second diode are coupled to an input voltage of the power converter, and the second diode is further coupled to the first diode. The start-up resistor is coupled to the join of the first diode and the second diode. The high-voltage switch is coupled to the start-up resistor to generate a power source. The control circuit generates a switching signal for switching a transformer. The detection circuit generates a disable signal in response to the input voltage of the power converter. A winding of the transformer is further coupled to the power source to generate the power for the power source. The high-voltage switch is turned off once the voltage of the power source is higher than a threshold. The high-voltage switch is turned on once the voltage of the power source is lower than the threshold. The switching signal is disabled in response to the disable signal. The start-up resistor will be cut off by the high-voltage switch after the start-up operation for reducing the power loss.

›BRIEF DESCRIPTION OF ACCOMPANIED DRAWINGS

The accompanying drawings are included to provide a further understanding of the present invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the present invention and, together with the description, serve to explain the principles of the present invention. In the drawings,

FIG. 1 shows the circuit diagram of a preferred embodiment of an offline power converter with a start-up circuit according to present invention.

FIG. 2 is the circuit diagram of a preferred embodiment of the input circuit according to present invention.

FIG. 3 is the circuit diagram of a preferred embodiment of the detection circuit according to present invention.

FIG. 4 shows the waveforms of the cont-voltage, the sample signal and the clear signal according to present invention.

FIG. 5 is the circuit diagram of another preferred embodiment of the input circuit according to present invention.

›DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS · 1 of 3

FIG. 1 is the circuit diagram of a preferred embodiment of an offline power converter with a start-up circuit according to present invention. An EMI filter is coupled to an input voltage V AC of the power converter. The EMI filter is developed by a common-mode choke 30 and a capacitor 35 . The capacitor 35 is coupled to the common-mode choke 30 . A bridge rectifier 40 coupled to the EMI filter receives the input voltage V AC for producing a DC voltage V H at a bulk capacitor 45 . The bulk capacitor 45 is connected to a transformer 10 . The transformer 10 includes a primary winding N P , a secondary winding N S and an auxiliary winding N A . A first diode 51 and a second diode 52 are coupled from the common-mode choke 30 of the EMI filter to a start-up resistor 53 . The first diode 51 and the second diode 52 are coupled to the input voltage V AC through the common-mode choke 30 . The start-up resistor 53 is further coupled from a join of the first diode 51 and the second diode 52 to an input terminal IN of a controller 70 . The controller 70 has an input circuit 100 , a hysteresis comparator 90 and a control circuit 80 .

The input circuit 100 is coupled to the start-up resistor 53 through the input terminal IN of the controller 70 . The input circuit 100 is utilized to generate a power source V DD in response to the input voltage V AC for supplying the power source V DD to the controller 70 . Therefore, the power source V DD is correlated to the input voltage V AC . A store capacitor 65 receiving the power source V DD is connected to a supply terminal VDD of the controller 70 to store the energy of the power source V DD . The store capacitor 65 is further coupled to the auxiliary winding N A in parallel. The control circuit 80 is coupled to the input circuit 100 for generating a switching signal S W at an output terminal OUT of the controller 70 to drive a power transistor 20 . The power transistor 20 is coupled between the primary winding N P of the transformer 10 and the ground. The control circuit 80 receives a disable signal S D and the power source V DD . The disable signal S D is to disable the switching signal S W . The power transistor 20 is coupled to switch the transformer 10 for regulating an output voltage V O at the output of the power converter. When the transformer 10 is switched to generate the output voltage V O via the secondary winding N S , the auxiliary winding N A will generate the power coupled to supply the power source V DD through a diode 60 coupled between the auxiliary winding N A and the store capacitor 65 .

A hysteresis comparator 90 with a hysteresis threshold V T is coupled to detect the voltage level of the power source V DD and generate a control signal S ON . The hysteresis threshold V T includes a hysteresis range. A negative input of the hysteresis comparator 90 receives the power source V DD via the supply terminal VDD of the controller 70 . A positive input of the hysteresis comparator 90 receives the hysteresis threshold V T with a low-threshold V T1 and a high-threshold V T2 . Through the hysteresis comparator 90 , the control signal S ON will be generated by comparing the power source V DD with the hysteresis threshold V T . The low-threshold V T1 is a lower-limit value of the hysteresis threshold V T and the high-threshold V T2 is an upper-limit value of the hysteresis threshold V T . The control signal S ON is utilized to turn off the input circuit 100 once the voltage level of the power source V DD is higher than the high-threshold V T2 . On the contrary, the control signal S ON is utilized to turn on the input circuit 100 once the voltage level of the power source V DD is lower than the low-threshold V T1 . According to above description, the control signal S ON is generated to control the input circuit 100 in response to the input voltage V AC of the power converter and the hysteresis threshold V T .

When the input voltage V AC is applied to the power converter and the input circuit 100 is turned on, the power source V DD is generated through the start-up resistor 53 . Once the power source V DD is higher than the high-threshold V T2 , the input circuit 100 is turned off and the start-up resistor 53 is cut off for power saving. At this moment, the power source V DD is further supplied by the auxiliary winding N A of the transformer 10 . If the input voltage V AC is removed and the voltage level of the input voltage V AC is lower than a low-voltage threshold V B (as shown in FIG. 3 ), the input circuit 100 will generate the disable signal S D to disable the switching signal S W . Once the switching signal S W is disabled, the auxiliary winding N A will not deliver the power to supply the power source V DD . The voltage level of the power source V DD will be lower than the low-threshold V T1 . The hysteresis comparator 90 will generate the control signal S ON to turn on the input circuit 100 . The start-up resistor 53 will be coupled to the supply terminal VDD generating the power source V DD and the control circuit 80 . Thus, the capacitor 35 of the EMI filter will be discharged through the diodes 51 or 52 , the start-up resistor 53 , the input circuit 100 , the power source V DD , the supply terminal VDD and the bridge rectifier 40 .

FIG. 2 is a preferred embodiment of the input circuit 100 according to present invention. The input circuit 100 includes a high-voltage switch 110 , a diode 115 , an OR gate 120 and a detection circuit (DET) 200 . The high-voltage switch 110 is coupled from the input terminal IN of the controller 70 (as shown in FIG. 1 ) to the supply terminal VDD of the controller 70 through the diode 115 for generating the power source V DD . The detail operation of the high-voltage switch 110 can be found in the prior art of “Start-up apparatus for power converters”, U.S. Pat. No. 7,257,008; and “High voltage start up circuit for power converters”, U.S. Pat. No. 7,443,702. An output terminal of the OR gate 120 is coupled to control the on/off of the high-voltage switch 110 in response to the control signal S ON and a cont-voltage V CNT received by input terminals of the OR gate 120 . Therefore, the high-voltage switch 110 is controlled in response to the control signal S ON and the cont-voltage V CNT . On the other hand, the high-voltage switch 110 is turned on as long as the control signal S ON or the cont-voltage V CNT is a high-level. Thus, the high-voltage switch 110 is turned on once the voltage level of the power source V DD (as shown in FIG. 1 ) is lower than the low-threshold V T1 .

›DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS · 2 of 3

The detection circuit 200 is coupled to receive a source voltage V IN from the high-voltage switch 110 and the diode 115 for detecting the input voltage V AC (as shown in FIG. 1 ) of the power converter. The detection circuit 200 generates the cont-voltage V CNT and the disable signal S D in response to the source voltage V IN . The source voltage V IN is correlated to the input voltage V AC , and therefore the detection circuit 200 generates the disable signal S D in response to the input voltage V AC . The cont-voltage V CNT is a logic-high level periodically, and therefore the high-voltage switch 110 is turned on periodically for detecting the input voltage V AC of the power converter.

FIG. 3 is a preferred embodiment of the detection circuit 200 according to present invention. A resistor 211 , a clamp transistor 215 and a resistor 212 are connected in series. The resistor 211 is coupled to the high-voltage switch 110 to receive the source voltage V IN connected to the clamp transistor 215 . A drain terminal of the clamp transistor 215 is coupled to the resistor 211 . The resistor 212 is connected from a source terminal of the clamp transistor 215 to the ground. A gate terminal of the clamp transistor 215 is controlled by the cont-voltage V CNT . Once the clamp transistor 215 is turned on, the resistors 211 and 212 form a voltage divider coupled to the high-voltage switch 110 (as shown in FIG. 2 ) for attenuating the source voltage V IN . The maximum voltage developed at the resistor 212 is clamped by the cont-voltage V CNT . The voltage generated at the resistor 212 is a level-shift voltage and coupled to a peak detector. The voltage divider generates the level-shift voltage in response to the input voltage V AC due to the source voltage V IN is correlated to the input voltage V AC . The voltage divider further comprises the clamp transistor 215 to enable/disable the voltage divider.

An operational amplifier 230 , a current source 231 , a switch 232 and a peak capacitor 235 develop the peak detector for generating a peak signal V P in accordance with the voltage generated at the resistor 212 . A positive input of the operational amplifier 230 is coupled to the source terminal of the clamp transistor 215 and the resistor 212 . A negative input of the operational amplifier 230 is connected to the switch 232 and the peak capacitor 235 . The switch 232 is controlled by an output of the operational amplifier 230 . The current source 231 is connected between the power source V DD and the switch 232 . The peak capacitor 235 is coupled between the switch 232 and the ground.

The peak signal V P generated at the peak capacitor 235 is sampled to a hold capacitor 260 via a sample switch 251 . The sample switch 251 is coupled between the peak capacitor 235 and the hold capacitor 260 . The hold capacitor 260 is further coupled to the ground. A clear switch 252 is coupled to discharge the peak signal V P generated at the peak capacitor 235 of the peak detector periodically. The clear switch 252 is coupled between the peak capacitor 235 and the ground. The voltage of the hold capacitor 260 is coupled to a comparator 270 to compare with the low-voltage threshold V B .

A negative input and a positive input of the comparator 270 are coupled to receive the voltage of the hold capacitor 260 and the low-voltage threshold V B respectively. The disable signal S D is generated by comparing the voltage of the hold capacitor 260 with the low-voltage threshold V B . Therefore, the comparator 270 generates the disable signal S D in response to the peak signal V P and the low-voltage threshold V B . If the voltage of the hold capacitor 260 is lower than the low-voltage threshold V B , the comparator 270 will generate the disable signal S D to disable the switching signal S W . On the other hand, the input circuit 100 will generate the disable signal S D to disable the switching signal S W once the voltage level of the input voltage V AC (as shown in FIG. 1 ) is lower than the low-voltage threshold V B .

The low-voltage threshold V B is a limited value for brownout protection. A signal generator 300 is utilized to generate the cont-voltage V CNT , a sample signal S MP and a clear signal S R . The sample signal S MP and the clear signal S R are coupled to control the sample switch 251 and the clear switch 252 respectively. The clear signal S R controls the clear switch 252 to reset the peak signal V P periodically. The input circuit 100 will generate the disable signal S D coupled to disable the switching signal S W once the voltage level of the input voltage V AC is lower than the low-voltage threshold V B , such as a brownout level.

FIG. 4 shows the waveforms of the cont-voltage V CNT , the sample signal S MP and the clear signal S R according to present invention. The cont-voltage V CNT controls the clamp transistor 215 (as shown in FIG. 3 ). The sample signal S MP is coupled to control the sample switch 251 (as shown in FIG. 3 ). A period of the sample signal S MP is smaller than a period of the cont-voltage V CNT . The clear signal S R is coupled to discharge the peak capacitor 235 (as shown in FIG. 3 ) of the peak detector. The duration of the clear signal S R is between a falling edge of the sample signal S MP and a falling edge of the cont-voltage V CNT . Therefore, the clear signal S R is generated periodically and its frequency is lower than the line frequency of the input voltage V AC (as shown in FIG. 1 ). The peak signal V P of the peak detector is periodically reset by the clear signal S R .

FIG. 5 is the circuit diagram of another preferred embodiment of the input circuit 100 according to present invention. The input circuit 100 includes the high-voltage switch 110 , resistors 150 and 151 , a filter capacitor 155 and a comparator 270 . The resistors 150 and 151 , the filter capacitor 155 and the comparator 270 serve as the detection circuit for detecting the input voltage V AC (as shown in FIG. 1 ) of the power converter. The high-voltage switch 110 is coupled from the input terminal IN of the controller 70 (as shown in FIG. 1 ) to the supply terminal VDD of the controller 70 . The high-voltage switch 110 of this embodiment is only controlled by the control signal S ON . The resistors 150 and 151 is coupled each other in series to form a voltage divider. The voltage divider is coupled between the input terminal IN and the ground. The voltage divider is further coupled to the high-voltage switch 110 and the start-up resistor 53 (as shown in FIG. 1 ).

›DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS · 3 of 3

The filter capacitor 155 is coupled to a join of the resistors 150 and 151 for developing a low-pass filter. The filter capacitor 155 is further coupled to the ground. The filter capacitor 155 generates a filter signal V X by the low-pass filter in response to the input voltage V AC of the power converter. The filter signal V X is correlated to the input voltage V AC . The negative input and the positive input of the comparator 270 are coupled to receive the filter signal V X and the low-voltage threshold V B respectively. The disable signal S D is generated by comparing the filter signal V X with the low-voltage threshold V B . If the filter signal V X is lower than the low-voltage threshold V B , the comparator 270 will generate the disable signal S D to disable the switching signal S W . The low-voltage threshold V B serves as a limited value for brownout protection.

It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.

Claims as granted

17 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

4 codes
IPC · International Patent Classification
Section G — Physics
  • G05F1/00
Section H — Electricity
  • H02M1/00
USPC · US Patent Classification
323/287363/49

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomJul 2011Jan 2012Jul 2012Jan 2013Jul 2013Jan 2014USPTOApplicantNon-final rejectionResponse after non-finalNotice of allowance
USPTOApplicanthover for detail · click to open
Pendency
3.0 y
1,084 days filing → grant
Office actions
1
non-final + final
Responses
1
no RCE
Examiner
Adolf Berhane
art unit 2838 · TC 2800
Citations: 8 back · 3 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

⤢ drag to zoom20122014201620182020202220242026202820302032Owner 1Owner 3liens, releases & corrections
TitleLienReleasehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock