USPatent applicationPatented

Buck converter

Granted 3 Dec 2013 · 1 office action

Assignee: Foxconn Technology Group

Law firm: Law firm · Log in to unlock

Attorney: Attorney · Log in to unlock

Inventors: Song-Lin Tong, Qi-Yan Luo, Peng Chen · Examiner: Rajnikant Patel · AU 2838 · TC 2800

Life of the application

8 dated events
⤢ drag to zoom20122014201620182020202220242026202820302032ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

A buck converter includes a first electrical switch and a second electrical switch connected in series, a PWM module coupled to the gate of the first electrical switch through a first adjustable resistance module and coupled to the gate of the second electrical switch through a second adjustable resistance module, a filter circuit coupled between the connecting node of the two different electrical switches and an output node, and a control module for adjusting values of the first adjustable resistance module and the second adjustable resistance module and acquiring a voltage value from the connecting node.

Description

4 parts
›BACKGROUND

1. Technical Field

The present disclosure relates to a buck converter.

2. Description of Related Art

In many buck converters, a metal oxide semiconductor field (MOSFET) is used as an electrical switch. However, when the MOSFET is turned off, a peak voltage is generated between a drain of the MOSFET and a source of the MOSFET, which may breakdown the MOSFET.

What is needed therefore is a buck converter which can overcome the above limitations.

›BRIEF DESCRIPTION OF THE DRAWINGS

Many aspects of the present embodiments can be better understood with reference to the following drawings. The components in the drawings are not necessarily drawn to scale, the emphasis instead being placed upon clearly illustrating the principles of the present embodiments. Moreover, in the drawings, like reference numerals designate corresponding parts throughout the views.

FIG. 1 is a schematic, block diagram of a buck converter in accordance with an embodiment of the present disclosure.

FIG. 2 is a schematic, block diagram showing a detailed connection between a control module of the buck converter and other components of the buck converter in FIG. 1 .

›DETAILED DESCRIPTION · 1 of 2

As shown in FIGS. 1-2 , a buck converter in accordance with an embodiment of the present disclosure includes an input node Vin, a pulse width modulation (PWM) module 11 , a first electrical switch Q 1 , a second electrical switch Q 2 , a voltage acquiring module 15 , a control module 12 , a first adjustable resistance module 13 , a second adjustable resistance module 14 , a switch module 16 , a display module 17 , a snubber module 18 , a filter circuit 19 and an output node Vout. The input node Vin is adapted for connecting to a power source, thereby inputting the power to the buck converter. The output node Vout outputs a relatively lower voltage to a load.

The first electrical switch Q 1 and the second electrical switch Q 2 are coupled in series between the input node Vin and a reference node, such as the ground (GND). In the illustrated embodiment, each of the first and second electrical switches Q 1 and Q 2 is a MOSFET, also other types of electronic switches can be used such as P-channel devices or bipolar junction transistors. The first electrical switch Q 1 has a drain coupled to the input node Vin and a source coupled to an intermediate node NR. The second electrical switch Q 2 has a drain coupled to the intermediate node NR and a source coupled to the GND.

The filter circuit 19 includes an inductor L and an output filter capacitor C 2 . The inductor L has a first terminal coupled to the intermediate node NR and a second terminal coupled to the output node. The output filter capacitor C 2 is coupled between the output node and the GND. The filter circuit 19 outputs a DC voltage.

The snubber module 18 is coupled between the intermediate node NR and the GND. The snubber module 18 includes a resistor R 1 and a capacitor C 1 connected in series. The resistor R 1 is coupled to the intermediate node NR, and the capacitor C 1 is coupled to the GND. The snubber module 18 is configured for decreasing a peak voltage between the drain of Q 2 and the source of Q 2 .

The PWM module 11 is coupled to the first electrical switch Q 1 through the first adjustable resistance module 13 and is coupled to the second electrical switch Q 2 through the second adjustable resistance module 14 . The PWM module 11 provides gate drive signals to the gates of the first and second electrical switches Q 1 , Q 2 , respectively. The PWM module 11 turns on the first electrical switch Q 1 while turning off the second electrical switch Q 2 during a first portion of each PWM cycle, and then turns on the second electrical switch Q 2 while turning off the first electrical switch Q 1 during a second portion of each PWM cycle. After that, the intermediate node NR will output a square-wave voltage. The square-wave voltage is rectified by the filter circuit 19 and output a DC voltage in the output node Vout.

The control module 12 includes a plurality of first resistance control ports RB 0 -RB 3 , a plurality of second resistance control ports RB 4 -RB 7 , an acquiring port RA 0 , a switch port RA 1 , a plurality of display control ports RA 2 -RA 5 and a plurality of data ports RC 0 -RC 7 . The first resistance control ports RB 0 -RB 3 of the control module 12 are coupled to the first adjustable resistance module 13 for adjusting the first resistance value between the gate of the first electrical switch Q 1 and the PWM module 11 . The second resistance control ports RB 4 -RB 7 of the control module 12 are coupled to the second adjustable resistance module 14 for adjusting the second resistance value between the PWM module 11 and the gate of the second electrical switch Q 2 .

The voltage acquiring module 15 is coupled between the intermediate node NR and acquiring port RA 0 of the control module 12 . The voltage acquiring module 15 transmits the voltage of the intermediate node NR to the control module 12 . The display control ports RA 2 -RA 5 of the control module 12 are coupled to the display module 17 to transmit control signals to the display module 17 . The data ports RC 0 -RC 7 of the control module 12 are coupled to the display module 17 to transmit display data to the display module 17 .

The switch module 16 is coupled to the switch port RA 1 of the control module 12 and is configured for turning on or turning off the control module 12 . The switch module 16 includes a switch S and a second resistor R 2 . The switch S is coupled between the GND and the switch port RA 1 , and the second resistor R 2 is coupled between a constant voltage source Vcc and the switch port RA 1 . The switch S is configured for turning on or turning off the control module 12 .

In operation, press the switch S down to turn on the control module 12 . The control module 12 transmits a control signal ‘0000’ to the first adjustable resistance module 13 through the first resistance control ports RB 0 -RB 3 . The resistance of the first adjustable resistance module 13 will be changed to a first value, for example 0.51 ohm. And then, the resistance of the second adjustable resistance module 14 is changed to different values through the second resistance control ports RB 4 -RB 7 . For example, the control module 12 transmits a control signal ‘0000’ to the second adjustable resistance module 14 to change the resistance thereof to 0.51 ohm, or the control module 12 transmits a control signal ‘0001’ to the second adjustable resistance module 14 to change the resistance thereof to 1 ohm. Therefore, the control module 12 will acquire a first group of peak voltages Vds from the acquiring port RA 0 . The first group of peak voltages Vds is stored in a memory unit inside the control module 12 . In this embodiment, the resistance of the second adjustable resistance module 14 is changing from 0.5 ohm to 10 ohm. Especially, the resistance of the second adjustable resistance module 14 can be selected from one of a group of 0.51 ohm, 1 ohm, 1.5 ohm, 2 ohm, 2.5 ohm, 3 ohm, 3.5 ohm, 3.9 ohm, 4.7 ohm, 5.1 ohm, 5.6 ohm, 6.2 ohm, 6.8 ohm, 7.5 ohm, 8.2 ohm, 9.1 ohm, 10 ohm.

After the different resistances of the second adjustable resistance module 14 have been tested, the control module 12 transmits a second control signal “0001” to the first adjustable resistance 13 through the first resistance control ports RB 0 -RB 3 . Then, the resistance of the first adjustable resistance 13 will be changed to a second value, for example, 1 ohm. The resistance of the second adjustable resistance module 14 is then changed to different values through the second resistance control ports RB 4 -RB 7 and thus acquire a second group of peak voltages Vds from the acquiring port RA 0 . In this manner, changing the resistances of the first adjustable resistance 13 and the second adjustable resistance 14 and different peak voltages will be acquired. The peak voltages and the corresponding value of the first adjustable resistance module 13 and the second adjustable resistance module 14 are shown in the display module 17 . Users can select the value of the first adjustable resistance module 13 and the second adjustable resistance module 14 with lowest peak voltage.

›DETAILED DESCRIPTION · 2 of 2

It is believed that the present embodiments and their advantages will be understood from the foregoing description, and it will be apparent that various changes may be made thereto without departing from the spirit and scope of the disclosure or sacrificing all of its material advantages, the examples hereinbefore described merely being preferred or exemplary embodiments of the disclosure.

Claims as granted

8 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

4 codes
IPC · International Patent Classification
Section H — Electricity
  • H02M3/335
USPC · US Patent Classification
363/21.12307/64315/247

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomApr 2011Jul 2011Oct 2011Jan 2012Apr 2012Jul 2012Oct 2012Jan 2013Apr 2013Jul 2013Oct 2013Jan 2014USPTOApplicantNon-final rejectionResponse after non-finalNotice of allowance
USPTOApplicanthover for detail · click to open
Pendency
2.6 y
956 days filing → grant
Office actions
1
non-final + final
Responses
1
no RCE
Examiner
Rajnikant Patel
art unit 2838 · TC 2800
Citations: 12 back · 0 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

⤢ drag to zoom20122014201620182020202220242026202820302032Owner 1
Titlehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock