USPatent applicationPatented

Lead frame and manufacturing method thereof

Granted 3 Feb 2015 · 2 office actions

Current assignee: INNOTRO CO., LTD. · originally LG Electronics

Law firm: Law firm · Log in to unlock

Attorney: Attorney · Log in to unlock

Inventors: Kyoung Taek Park, In Kuk Cho, Jin Young Son, Eun Jin Kim +1 · Examiner: Long K Tran · AU 2829 · TC 2800

Life of the application

12 dated events
⤢ drag to zoom20102012201420162018202020222024202620282030ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

Disclosed are a lead frame and a method for manufacturing the same. The lead frame includes a copper substrate and a rough copper layer having surface roughness of 110 nm to 300 nm on a surface of the copper substrate.

Description

8 parts
›CROSS-REFERENCE TO RELATED APPLICATION

This application is the U.S. national stage application of International Patent Application No. PCT/KR2009/005057, filed Sep. 7, 2009, which claims priority to Korean Application No. 10-2008-0087689, filed Sep. 5, 2008, the disclosures of each of which are incorporated herein by reference in their entirety.

›TECHNICAL FIELD

The embodiment relates to a lead frame and a method for manufacturing the same.

›BACKGROUND ART

A lead frame is one of components of a semiconductor package together with a semiconductor chip.

The lead frame serves as a lead to connect the outside and the inside of the semiconductor package with each other while serving as a frame to support the semiconductor chip.

Meanwhile, a lead frame according to the related art is used by plating a heterogeneous metal layer or an alloy layer on a substrate used as a base of the lead frame. The heterogeneous meal layer or the alloy layer prevents impurities of the substrate from being spread or prevents the substrate from being oxidized. In addition, the heterogeneous metal layer or the alloy layer can improve the adhesive strength with resin for an epoxy mold compound (EMC) in a packaging process.

However, when the heterogeneous metal layer or the alloy layer is plated on the surface of the substrate, the manufacturing cost may be increased. Particularly, when a heterogeneous material is plated, the adhesive strength with the substrate is low, so that defects may occur.

›DISCLOSURE

Technical Problem

The embodiment provides a lead frame and a method for manufacturing the same.

The embodiment relates to a lead frame and a method for manufacturing the same, capable of improving the characteristics of the lead frame through the simple manufacturing process at the economical manufacturing cost.

Technical Solution

According to the embodiment, the lead frame includes a copper substrate, and a rough copper layer having surface roughness of 110 nm to 300 nm and formed over a surface of the copper substrate.

According to the embodiment, the lead frame includes a copper substrate, a rough copper layer over the copper substrate, a Ni layer over the rough copper layer, a Pd layer over the Ni layer, and an Au layer over the Pd layer.

According to the embodiment, a method for manufacturing a lead frame includes preparing a copper substrate, and forming a rough copper layer by electrically plating the copper substrate in a copper sulfate pentahydrate solution.

Advantageous Effects

The embodiment can provide a lead frame and a method for manufacturing the same.

The embodiment can provide a lead frame and a method for manufacturing, capable of improving the characteristics of the lead frame through the simple manufacturing process at the economical manufacturing cost.

›DESCRIPTION OF DRAWINGS

FIG. 1 is a sectional view showing a lead frame according to a first embodiment.

FIGS. 2 and 3 are enlarged views showing the surface of a rough copper layer according to the first embodiment;

FIG. 4 is a view showing a method for manufacturing the lead frame according to the first embodiment;

FIG. 5 is a view showing a lead frame according to a second embodiment; and

FIG. 6 is an enlarged view showing the surface of a gold layer according to the second embodiment.

›BEST MODE · 1 of 2

Mode for Invention

In the description of embodiments, it will be understood that when a layer (or film), region, pattern, or structure is referred to as being ‘on’ or ‘under’ a substrate, another layer (or film), region, pad, or pattern, it can be directly ‘on’ or ‘under’ the substrate, another layer (or film), region, pad, or other patterns, or one or more intervening layer may be present.

In the drawings, the thickness or size of each layer is exaggerated, omitted, or schematically illustrated for convenience of explanation and the sizes of elements do not totally reflect the actual sizes of the elements.

FIG. 1 is a sectional view showing a lead frame according to a first embodiment.

Referring to FIG. 1 , the lead frame according to the first embodiment includes a copper substrate 10 and a rough copper layer 20 formed on the surface of the copper substrate 10 .

A silver plating layer 30 may be locally formed on the surface of the rough copper layer 20 .

The copper substrate 10 includes copper (Cu) or an alloy mainly containing Cu. The copper substrate 10 may include various impurities to improve the mechanical and electrical characteristics of copper. For example, the copper substrate 10 may include at least one selected from the group consisting of nickel (Ni), magnesium (Mg), and silicon (Si) in addition to Cu.

The rough copper layer 20 may have an average thickness of 0.30 μm to 0.6 μm and surface roughness of 110 nm to 300 nm.

Different from an existing lead frame formed with a plating layer including a heterogeneous material, the rough copper layer 20 is formed on the surface of the copper substrate 10 . Accordingly, the adhesive strength between the copper substrate 10 and the rough copper layer 20 is stronger than that between the copper substrate 10 and the plating layer including the heterogeneous material.

The rough copper layer 20 can prevent impurities of the copper substrate 10 from being spread due to heat generated in the manufacturing process, and prevent the copper substrate 10 from being oxidized due to moisture of air.

Meanwhile, since the rough copper layer 20 according to the embodiment has great surface roughness due to a large grain size, the rough copper layer 20 has an enhanced adhesive strength with resin for the EMC in a packaging process.

In other words, since the rough copper layer 20 has great surface roughness of 110 nm to 300 nm, the adhesive strength between the rough copper layer 20 and the resin is increased due to an anchoring effect.

FIGS. 2 and 3 are enlarged views showing the surface of the rough copper layer 20 according to the first embodiment.

As shown in FIGS. 2 and 3 , the surface of the rough copper layer 20 is very rough.

Meanwhile, the silver plating layer 30 may be formed in order to improve weldability and electrical conductivity with an electronic device such as a semiconductor chip. For example, the silver plating layer 30 may have a thickness of aim to 5 μm.

FIG. 4 is a flowchart showing a method for manufacturing the lead frame according to the first embodiment.

According to the embodiment, the lead frame can be manufactured through a reel-to-reel process, or can be manufactured in the unit of an individual product corresponding to each strip. In addition, the lead frame can be manufactured through an in-line process.

Referring to FIG. 4 , the copper substrate 10 is prepared (S 100 ). The copper substrate 10 mainly includes Cu, and may include various impurities to improve mechanical and electrical characteristics of Cu. For example, the copper substrate 10 may include at least one selected from the group consisting of Ni, Mg, and Si in addition to Cu.

Then, the copper substrate 10 is cleaned. The cleaning process may be performed in the sequence of degreasing, washing, pickling, and washing processes.

Thereafter, the rough copper layer 20 is formed on the surface of the copper substrate 10 (S 120 ).

The rough copper layer 20 is formed through an electroplating scheme using a copper sulfate pentahydrate (CuSO 4. 5H 2 O) solution. The electroplating scheme may be performed with Cu ions having the density of 5 g/L to 70 g/L at the current density of 3ASD to 7ASD for time of 10 seconds to 14 seconds. As a result, the rough copper layer 20 may be formed at a thickness of 0.3 μm to 0.6 μm with the surface roughness of 110 nm to 300 nm. The CuSO 4 ·5H 2 O solution may contain various additives if necessary.

If the density of the Cu ions is less than 5 g/L, a small amount of grains are formed through plating so that the adhesive strength is less improved. If the density of the Cu ions is greater than 70 g/L, large grains are wholly formed, so that surface roughness can be increased.

If the current density is less than 3ASD, the surface roughness of the rough copper layer 20 is low. If the current density is great than 7ASD, the rough copper layer 20 is excessively plated, so that the sizes of grains formed on the rough copper layer 20 are irregular. Accordingly, uniform surface face roughness cannot be obtained.

If plating time is shorter than 10 seconds, the rough copper layer 20 may formed with low surface roughness. If the plating time is longer than 40 seconds, the rough copper layer 20 may be excessively plated, so that the sizes of grains on the rough copper layer 20 are irregular. Accordingly, uniform surface roughness cannot be obtained.

If the surface roughness of the rough copper layer 20 is lower than 110 nm, the adhesive strength is less improved. If the surface roughness of the rough copper layer 20 is greater than 300 nm, uniform surface roughness cannot be obtained.

The CuSO 4. 5H 2 O solution forms a plating layer having greater surface roughness as compared with another Cu plating solution, for example, copper cyanide (CuCN). Particularly, according to the embodiment, a plating scheme is performed by using the CuSO 4. 5H 2 O solution at the high current density, so that the rough copper layer 20 having a thickness of 0.3 μm to 0.6 μm can be formed.

›BEST MODE · 2 of 2

If the rough copper layer 20 has a thickness thinner than 0.3 μm, the rough copper layer 20 may have low surface roughness. If the rough copper layer 20 has a thickness thicker than 0.6 μm, the rough copper layer 20 is excessively plated, so that the sizes grains formed on the rough copper layer 20 are irregular. Accordingly, uniform surface roughness cannot be obtained.

For example, according to the embodiment, the electroplating scheme may be performed with respect to the copper substrate 10 with Cu ions having the density of 40 g/L at the current density (current amount per unit area) of 5ASD for plating time of 30 seconds, thereby forming the rough copper layer 20 at a thickness of 0.5 μm with the surface roughness of 200 nm.

Next, the copper substrate 10 formed with the rough copper layer 20 is cleaned (S 130 ). The cleaning process may be performed as a washing process.

Then, the silver plating layer 30 is locally formed on the rough copper layer 20 (S 140 ).

Next, an after-treatment process is performed after the silver plating layer 30 has been formed (S 150 ).

The after-treatment process includes an electrolytic stripping process, a pickling process, an edge treatment process, a washing process, and a drying process for the silver plating layer 30 .

As a result, the lead frame shown in FIG. 1 can be manufactured.

As described above, in the method for manufacturing the lead frame according to the first embodiment, the rough copper layer 20 is formed on the copper substrate 10 through an electroplating process. The electroplating process enables the surface roughness of the rough copper layer 20 to be increased by adjusting the density of Cu ions, the current density, time, and the introduction of additives.

Accordingly, according to the embodiment, the characteristic of the lead frame can be improved without forming a plating layer including a heterogeneous material.

FIG. 5 is a view showing a lead frame according to a second embodiment.

Referring to FIG. 5 , although the first embodiment is disclosed in that the silver plating layer 30 is formed on the rough copper layer 20 , a nickel (Ni) layer 40 , a palladium (Pd) layer 50 , and a gold (Au) layer 60 can be sequentially plated on the rough copper layer 20 according to the second embodiment.

The Ni layer 40 is plated on the rough copper layer 20 , the Pd layer 50 is plated on the Ni layer 40 , and the Au layer 60 is plated on the Pd layer 50 .

For example, the Ni layer 40 may be formed at the thickness of 0.5 μm to 2.5 μm. The Pd layer 50 may be formed at the thickness of 0.02 μm to 0.15 μm. The Au layer 60 may be formed at the thickness of 0.003 μm to 0.015 μm.

Since the Ni layer 40 , the Pd layer 50 , and the Au layer 60 are formed on the rough copper layer 20 , the Au layer 60 may have the surface roughness of 90 nm to 270 nm.

The lead frame according to the second embodiment includes the rough copper layer 20 , the Ni layer 40 , the Pd layer 50 , and the Au layer 60 formed on the copper substrate 10 , so that the soldering characteristic of the lead frame can be improved.

FIG. 6 is an enlarged view showing the surface of the Au layer according to the second embodiment.

As shown in FIG. 6 , the surface of the Au layer 60 is very rough due to the surface roughness of the rough copper layer 20 .

Although embodiments have been described with reference to a number of illustrative embodiments thereof, it should be understood that numerous other modifications and embodiments can be devised by those skilled in the art that will fall within the spirit and scope of the principles of this disclosure. More particularly, various variations and modifications are possible in the component parts and/or arrangements of the subject combination arrangement within the scope of the disclosure, the drawings and the appended claims. In addition to variations and modifications in the component parts and/or arrangements, alternative uses will also be apparent to those skilled in the art.

›INDUSTRIAL APPLICABILITY

The embodiments can be adapted to a lead frame and a method for manufacturing the same.

Claims as granted

14 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

5 codes
IPC · International Patent Classification
Section H — Electricity
  • H01L21/00
  • H01L23/495
USPC · US Patent Classification
438/10438/123257/676

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomJul 2009Jan 2010Jul 2010Jan 2011Jul 2011Jan 2012Jul 2012Jan 2013Jul 2013Jan 2014Jul 2014Jan 2015USPTOApplicantNon-final rejectionRequest for continued examination
USPTOApplicanthover for detail · click to open
Pendency
5.4 y
1,975 days filing → grant
Office actions
2
non-final + final
Responses
2
1 RCE
Examiner
Long K Tran
art unit 2829 · TC 2800
Citations: 38 back · 3 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

⤢ drag to zoom2012201420162018202020222024202620282030Owner 1Owner 2Owner 3
Titlehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock