USPatent applicationPatented

Hybrid drive storing write data in non-volatile semiconductor memory if write verify of disk fails

Granted 17 Dec 2013 · 1 office action

Current assignee: JPMorgan Chase Bank · originally Western Digital

Law firm: Law firm · Log in to unlock

Attorney: Attorney · Log in to unlock

Inventors: Chun Sei Tsai · Examiner: Scott Baderman · AU 2114 · TC 2100

Application· this page
12/909,624
filed 21 Oct 2010
Publication
Not published
not published
Patent
US 8,612,798
granted 17 Dec 2013

Life of the application

14 dated events
⤢ drag to zoom20102012201420162018202020222024202620282030ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

A hybrid drive is disclosed comprising a head actuated over a disk comprising a plurality of data sectors, a volatile semiconductor memory (VSM), and a non-volatile semiconductor memory (NVSM). A first write command is received from a host, the first write command comprising first data. The first data is stored in the VSM and written to a first data sector on the disk. The first data is read from the first data sector at least once during a first read operation, and when the first read operation fails, the first data is written to the NVSM. The first data sector is read at least once during a second read operation, and when the second read operation fails, the first data sector is mapped out.

Description

4 parts
›BACKGROUND

Hybrid drives are conventional disk drives augmented with a non-volatile semiconductor memory (NVSM) such as a flash which helps improve certain aspects of the disk drive. For example, the non-volatile semiconductor memory may store boot data in order to expedite the boot operation of a host computer. Another use of a NVSM may be to store frequently accessed data and/or non-sequential data for which the access time is typically much shorter than the disk (which suffers from mechanical latency including seek and rotational latency). Other policies may reduce write amplification of the NVSM in order to maximize its longevity, such as storing frequently written data to the disk (or data having a write/read ratio that exceeds a predetermined threshold).

›BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1A shows a hybrid drive according to an embodiment of the present invention comprising a head actuated over a disk and a non-volatile semiconductor memory.

FIG. 1B is a flow diagram according to an embodiment of the present invention wherein if a data sector fails a write verify operation, the data is stored in the NVSM to allow additional write verify operations on the data sector.

FIG. 2A is a flow diagram according to an embodiment of the present invention wherein a data sector is read N times during a first write verify operation and read M times during a second write verify operation wherein M is greater than N.

FIG. 2B is a flow diagram according to an embodiment of the present invention wherein a second write verify operation is executed on a data sector during an idle mode of the hybrid drive.

FIG. 3 is a flow diagram according to an embodiment of the present invention wherein write commands are serviced by the NVSM while write verifying a data sector on the disk.

FIG. 4A illustrates an embodiment of the present invention wherein logical block addresses (LBAs) are dynamically mapped to the data sectors at the head of a circular buffer on the disk.

FIG. 4B is a flow diagram according to an embodiment of the present invention wherein an environmental condition (e.g., vibration or high temperature) is detected when a number of data sectors fail a write verify operation, and after detecting the environmental condition, write commands are serviced by the NVSM until the environmental condition passes.

›DETAILED DESCRIPTION OF EMBODIMENTS OF THE INVENTION · 1 of 2

FIG. 1A shows a hybrid drive according to an embodiment of the present invention comprising a head 2 actuated over a disk 4 comprising a plurality of data sectors, a volatile semiconductor memory (VSM) 6 , and a non-volatile semiconductor memory (NVSM) 8 . The hybrid drive further comprises control circuitry 10 operable to execute the flow diagram of FIG. 1B wherein a first write command is received from a host (step 12 ), the first write command comprising first data. The first data is stored in the VSM (step 14 ) and written to a first data sector on the disk (step 16 ). The first data is read from the first data sector at least once during a first read operation (step 18 ), and when the first read operation fails (step 20 ), the first data is written to the NVSM (step 22 ). The first data sector is read at least once during a second read operation (step 24 ), and when the second read operation fails (step 26 ), the first data sector is mapped out (step 28 ).

In the embodiment of FIG. 1A , any suitable VSM 6 may be employed, such as a dynamic random access memory (DRAM), and any suitable NVSM 8 may be employed, such as any suitable electrically erasable/programmable memory (e.g., a flash memory). In one embodiment, the NVSM comprises a plurality of blocks, where each block comprises a plurality of memory segments referred to as pages and each page may store one or more data sectors. The blocks are programmed a page at a time, and an entire block is erased in a unitary operation. In one embodiment, a garbage collection operation may be executed on previously written blocks in order to copy valid pages to new blocks (and/or to the disk) so that the previously written blocks may be erased and re-used.

The disk 4 shown in the embodiment of FIG. 1A comprises a plurality of servo sectors 30 0 - 30 N that define data tracks 32 , where each data track comprises a plurality of the data sectors. The control circuitry 10 processes a read signal 34 emanating from the head 2 to demodulate the servo sectors 30 0 - 30 N into a position error signal (PES) representing a position error of the head relative to a target data track. The control circuitry 10 comprises a servo compensator for filtering the PES to generate a control signal 36 applied to a voice coil motor (VCM) 38 that rotates an actuator arm 40 about a pivot in order to actuate the head 2 radially over the disk 4 in a direction that reduces the PES.

In one embodiment, when the data of a write command is received from the host it is cached in the VSM and then written to a data sector on the disk. If the data sector fails the read operation (write verify operation), the data cached in the VSM is stored in the NVSM so that it is recoverable in the event of a power failure. The data may then be evicted from the VSM to free up space for subsequent access commands. This extends the life of the NVSM as compared to a hybrid drive that temporarily caches data of every write command targeted to the disk in the NVSM. That is, the data of a write command targeted to the disk is stored in the NVSM only if the data sector on the disk fails the write verify operation. The data sector may then be evaluated further, for example, by performing retry read operations, or by rewriting and rereading the data sector to determine whether it is truly defective or if the initial write operation failed due to a transient anomaly (e.g., a vibration).

Any suitable condition may be evaluated to determine whether a data sector fails a write verify operation. In one embodiment, a data sector may fail the write verify operation if it is unrecoverable on-the-fly using a suitable error correction code (ECC). In an alternative embodiment, a data sector may fail the write verify operation if a number of correctable ECC errors exceeds a threshold. In the latter embodiment, the data sector may still be considered as failing the write verify operation since any further degradation of the data sector may render it unrecoverable unless the problem is addressed.

FIG. 2A is a flow diagram according to an embodiment of the present invention wherein during a first write verify operation a written data sector is read at least N times (step 42 ) in an attempt to recover the data sector. If the data sector remains unrecoverable after N retry operations, the data cached in the VSM is stored in the NVSM (step 22 ). A second write verify operation is then executed wherein the data sector is read up to an additional M times (step 44 ) in an attempt to recover the data sector. In one embodiment, the first N number of retry reads is significantly less than the second M number of retry reads. For example, in one embodiment a data sector may be read one or two times during the first write verify operation. If the first write verify operation fails, the data is stored in the NVSM and the host notified that the write operation completed successfully. Then at a later time (e.g., during an idle mode) the suspect data sector may be evaluated by executing the second write verify operation wherein the data sector may be read several times (M times) to determine whether it is truly defective.

In the embodiment of FIG. 2A , if a data sector fails the second write verify operation, the data sector is relocated to a spare data sector (step 46 ) by mapping a corresponding logical block address (LBA) to a physical block address (PBA) of the spare data sector so that the spare data sector is written when a subsequent write command for the LBA is received. In another embodiment, a dynamic LBA mapping scheme is employed wherein LBAs are mapped to PBAs during each write operation, and a data sector is mapped out by simply retiring the corresponding PBA assigned to the data sector.

FIG. 2B is a flow diagram according to an embodiment of the present invention wherein when the first write verify operation fails and the data is stored in the NVSM (step 22 ), the second write verify operation is not executed on the data sector until the hybrid drive enters an idle mode (step 48 ). The second write verify operation can be deferred as long as needed since the data stored in the NVSM is protected against power failures.

›DETAILED DESCRIPTION OF EMBODIMENTS OF THE INVENTION · 2 of 2

FIG. 3 shows an embodiment of the present invention wherein the LBAs for a number of data sectors that fail the first write verify operation are stored in a list (as well as the corresponding data being stored in the NVSM). During an idle mode of the hybrid drive (step 48 ), the list of LBAs that failed the first write verify operation are evaluated during a second write verify operation. If a data sector fails the read operation a first M times (step 44 ), the corresponding data stored in the NVSM is read and written to the data sector (step 50 ). The data sector is read again (step 52 ) to determine whether it is still unrecoverable (step 54 ); that is, whether the previous write operation failed due to a transient anomaly (e.g., a vibration). If the data sector is still unrecoverable after M retries (step 56 ), it is considered defective and the data sector is relocated (step 46 ). The process is then repeated starting at step 24 until all of the LBAs in the list have been processed (step 60 ).

In the embodiment of FIG. 3 , when a write command is received (step 62 ) while write verifying the list of LBAs, the write command is serviced by writing the data to the NVSM (step 64 ). In this embodiment, a write verify operation of disk data sectors need not be interrupted by a new write command received from the host. FIG. 3 illustrates that the write verify operation may need to be interrupted if a read command is received to read data from the disk that is not stored in the NVSM.

In one embodiment, the LBAs are dynamically mapped to the PBAs of the disk data sectors during each write operation targeted to the disk. FIG. 4A shows an embodiment of dynamic LBA mapping wherein the disk comprises at least one circular buffer. When a write command is received, the LBAs of the write command are mapped to the PBAs at the head of the circular buffer (CBH). When a subsequent write command with a repeated LBA is received, the data is written to the PBA at the head of the circular buffer and the previously written data in the PBA toward the tail of the circular buffer are invalidated. Eventually the head of the circular buffer wraps around to the tail and the invalid data sectors are overwritten with new data. A garbage collection operation may be executed to relocate valid data in data sectors at the tail of the circular buffer to the head of the circular buffer so that the data sectors at the tail may be overwritten as a consecutive sequence.

In one embodiment, an environmental condition (e.g., a vibration or high temperature) may adversely affect write operations to the head of the circular buffer shown in FIG. 4A . Accordingly, in one embodiment when a number of consecutive data sectors fail the write verify operation a flag is set and subsequent write operations are serviced by the NVSM. This embodiment is illustrated in the flow diagram of FIG. 4B wherein when a write command is received from the host (step 12 ) and the data is stored in the VSM (step 14 ), an environmental flag is evaluated (step 66 ). If the environmental flag is not set, then the data is written to the head of the circular buffer (step 68 ) and then read (step 70 ) during a write verify operation. If a data sector fails the write verify operation (step 72 ), the data is written to the NVSM (step 74 ) and a counter is incremented (step 76 ). If a number of consecutive data sectors fail the write verify operation (step 76 ), a detrimental environmental condition is assumed and an environmental flag is set (step 78 ). When subsequent write commands are received and the environmental flag is set (step 66 ), the write commands targeted to the disk are serviced by writing the data to the NVSM (step 80 ). When the environmental condition passes (step 82 ), the environmental flag is cleared (step 84 ) so that subsequent write commands can be serviced by the disk. The environmental flag may be cleared using any suitable technique, such as after a predetermined interval or after an environmental sensor indicates the environmental condition has passed.

Any suitable control circuitry may be employed to implement the flow diagrams in the embodiments of the present invention, such as any suitable integrated circuit or circuits. For example, the control circuitry may be implemented within a read channel integrated circuit, or in a component separate from the read channel, such as a disk controller and/or NVSM controller, or certain steps described above may be performed by a read channel and others by a disk controller and/or NVSM controller. In one embodiment, the read channel and controllers are implemented as separate integrated circuits, and in an alternative embodiment they are fabricated into a single integrated circuit or system on a chip (SOC). In addition, the control circuitry may include a suitable preamp circuit implemented as a separate integrated circuit, integrated into the read channel or disk controller circuit, or integrated into an SOC.

In one embodiment, the control circuitry comprises a microprocessor executing instructions, the instructions being operable to cause the microprocessor to perform the steps of the flow diagrams described herein. The instructions may be stored in any computer-readable medium. In one embodiment, they may be stored on a non-volatile semiconductor memory external to the microprocessor, or integrated with the microprocessor in a SOC. In another embodiment, the instructions are stored on the disk and read into a volatile semiconductor memory when the hybrid drive is powered on. In yet another embodiment, the control circuitry comprises suitable logic circuitry, such as state machine circuitry.

Claims as granted

16 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

2 codes
IPC · International Patent Classification
Section G — Physics
  • G06F11/00
USPC · US Patent Classification
714/6.13

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomJan 2011Jul 2011Jan 2012Jul 2012Jan 2013Jul 2013Jan 2014USPTOApplicantNon-final rejectionResponse after non-final
USPTOApplicanthover for detail · click to open
Pendency
3.2 y
1,153 days filing → grant
Office actions
1
non-final + final
Responses
1
no RCE
Examiner
Scott Baderman
art unit 2114 · TC 2100
Citations: 68 back · 140 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

⤢ drag to zoom2012201420162018202020222024202620282030Owner 1Owner 3liens, releases & corrections
TitleLienReleasehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock