USPatent applicationPatented

Printed circuit board to prevent electrostatic discharge and manufacturing method thereof

Granted 23 Oct 2012 · 2 office actions

Life of the application

11 dated events
⤢ drag to zoom20102012201420162018202020222024202620282030ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

A printed circuit board (PCB) can prevent electrostatic discharge. A number of vias are embedded in the PCB. A circular insulated member is disposed between each via and the number of vias. Each via includes a layer of metal coated on an inner wall of a corresponding insulated member and a through hole bounded by the corresponding insulated member. An acute angle between two tangents which pass through a point of intersection of two overlapped insulated members is greater than twenty degrees.

Description

3 parts
›BACKGROUND

1. Technical Field

The present disclosure relates to printed circuit boards and, particularly, to a printed circuit board that prevents electrostatic discharge damage.

2. Description of Related Art

During the manufacture and assembly of printed circuit boards (PCBs), electronic charges on the surface of an operator's body may be released through electrostatic discharge upon contacting the PCBs. A common point of such discharging is usually on an edge of the PCB; in general, the electrostatic discharge often takes place on the edge of the PCB. Because the electrostatic current often discharges to ground through a route which has a shortest distance and minimal impedance, the electrostatic current flows to vias from the edge of the PCB, and in doing so, passes through one or more of the electronic components on the PCB. The electrostatic current may thereby damage the electronic components.

›BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic diagram of an exemplary embodiment of a printed circuit board (PCB) to prevent electrostatic discharge, the PCB includes a plurality of vias and insulated members.

FIG. 2 is a top plan view of the plurality of vias and insulated members of FIG. 1 .

FIG. 3 is a graph of time to failure of the PCB of FIG. 1 .

›DETAILED DESCRIPTION

Referring to FIGS. 1 and 2 , an exemplary embodiment of a printed circuit board (PCB) to prevent electrostatic discharge includes a plurality of sequentially overlapped layers, such as a power layer 10 , a dielectric layer 20 , and a ground layer 30 . Two round vias 100 and 200 are defined in the PCB through the power layer 10 , the dielectric layer 20 , and the ground layer 30 . Circular insulated members 104 , 204 are embedded in the plurality of layers and disposed between the plurality of layers and each of the vias 100 and 200 . Inner walls of the insulated members 104 , 204 are coated with a layer of metal, such as copper or tin, to provide connections among the plurality of layers. The via 100 includes the layer of metal and a through hole 105 bounded by the insulated member 104 . The via 200 includes the layer of metal and a through hole 205 bounded by the insulated member 204 . The insulated members 104 and 204 can prevent the vias 100 and 200 from contacting the plurality of layers.

To prevent damage caused by electrostatic discharge at a point formed by overlapping of two adjacent insulated members (e.g., the insulated members 104 , 204 ), an acute angle A 1 between two tangents L 1 and L 2 which pass through a point of intersection B of two adjacent insulated members 104 and 204 needs to be greater than a preset degree. An experiment was conducted to determine the preset degree as shown in FIG. 3 , where the horizontal coordinate represents an acute angle between the two tangents L 1 and L 2 of the insulated members 104 and 204 , and the longitudinal coordinate represents the time with respect to the failure of the PCB. It was found that the greater the angle A 1 the longer the time to failure from electrostatic discharge. In the PCB industry, a standard time to failure of the PCB is greater than 830 seconds. In FIG. 3 , a conclusion can be drawn that the time to failure increases with increasing of the acute angle A 1 between the tangents L 1 and L 2 , and the time to failure is 835 seconds (meeting the standard value) when the acute angle A 1 is about twenty degrees. In this embodiment, the preset degree is set to be twenty degrees.

If radii of the insulated members 104 and 204 are R 1 , R 2 , respectively, and centers of the vias 100 and 200 are O 1 and O 2 , respectively, an angle between the line O 1 B and line O 2 B is A 2 . The angle A 2 is a complement of the acute angle A 1 . In the triangle O 1 O 2 B, a distance R 3 between the center O 1 of the via 100 and the center O 2 of the via 200 is calculated as a formula of R 3 =√{square root over (R 1 2 +R 2 2 −2*R 1 *R 2 *cos A 2 )}. The radius R 1 of the insulated member 104 and the radius R 2 of the insulated member 204 , and the angle A 2 are known, thereby the distance R 3 can be calculated.

It is to be understood, however, that even though numerous characteristics and advantages of the embodiments have been set forth in the foregoing description, together with details of the structure and function of the embodiments, the disclosure is illustrative only, and changes may be made in details, especially in matters of shape, size, and arrangement of parts within the principles of the embodiments to the full extent indicated by the broad general meaning of the terms in which the appended claims are expressed.

Claims as granted

8 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

8 codes
IPC · International Patent Classification
Section H — Electricity
  • H05K1/09
USPC · US Patent Classification
174/257361/792361/795174/262361/679174/266174/263

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomApr 2010Jul 2010Oct 2010Jan 2011Apr 2011Jul 2011Oct 2011Jan 2012Apr 2012Jul 2012Oct 2012USPTOApplicantNon-final rejectionResponse after non-finalFinal rejectionExaminer-initiated interview
USPTOApplicanthover for detail · click to open
Pendency
2.6 y
944 days filing → grant
Office actions
2
non-final + final
Responses
2
no RCE
Interviews
1
examiner interview summaries
Examiner
Yuriy Semenenko
art unit 2835 · TC 2800
Citations: 2 back · 2 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

⤢ drag to zoom20102012201420162018202020222024202620282030Owner 1
Titlehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock