USPatent applicationPatented

Stackable network processing device with top mounted IO port connectors

Granted 26 Jun 2012 · 1 office action

Current assignee: Dell International L.L.C. · originally FORCE10 NETWORKS, INC.

Law firm: Law firm · Log in to unlock

Attorney: Attorney · Log in to unlock

Inventors: Mats Lund · Examiner: Robert Wilson · AU 2475 · TC 2400

Life of the application

21 dated events
⤢ drag to zoom20102012201420162018202020222024202620282030ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

A network processing device, such as a router, is implemented in a thin form factor chassis that encloses a primary printed circuit board. The router chassis has elongated openings on its top surface that permit access to connectors mounted on the printed circuit board. The printed circuit board includes all of the necessary electronic components that operate to receive, process, and transmit information over the network.

Description

5 parts
›BACKGROUND

1. Field of the Invention

The invention relates generally to the area of network router and switch mechanical design and specifically to a router or switch design where the IO ports are accessible from the top or bottom of the router or switch chassis.

2. Description of the Related Art

Routers are commercially available in thin form factors that can be mounted horizontally into a rack that has the capacity to hold two or more routers mounted one on top of the other. This stacked arrangement is a convenient means for fitting a large number of routers in the smallest possible floor area, or from another perspective, creates the smallest possible footprint for a large number of routers. Routers that are employed for such stacked arrangements typically exhibit a relatively small height dimension or are relatively thin. The standard form factors used for such stackable routers include ½ RU, 1RU, 2RU and 3RU form factors, where a 1U form factor represents a router chassis that has a physical dimension of 1.7 inches high, 17.32 inches wide and 16.73 inches deep.

Routers or switches implemented in the ½ U to 3RU form factor typically include one or more printed circuit boards oriented in the plane of the router chassis side with the largest surface area, which in this case is the top or bottom of the router. All of the electronic components necessary to receive information from a network, process the information and to transmit the information back to the network are included on the printed circuit board. These electronic components are connected via signal lines to IO port connectors that are conveniently positioned on the front or back of the router chassis and which are designed to accept various types of communication cables over which network traffic is transmitted. Network administrators can easily and conveniently configure the routers or switches by connecting the network cables to the IO port connectors located on the front or back of the router chassis. Unfortunately, positioning the IO port connectors on the front of a router with such a thin form factor limits the number of IO port connectors that can be positioned on the front of the router. One solution to the IO port density problem is to position a high density IO port connector on the front of the router and use a cable to connect the IO port on the connector to a patch panel or break out box to break out the ports on the high density connector. Although such an arrangement does increase the IO port connector density on the router, it does so at the expense of adding additional cabling, an additional device (breakout box/patch panel) and additional cost.

›INVENTION SUMMARY

A network processing device in one embodiment is comprised of a thin form factor device chassis that encloses a printer circuit board to which is attached a plurality of electronic components for performing data processing functionality and to which is attached a plurality of IO port connectors. The IO port connectors are aligned with openings in the top or bottom of the device chassis and accessible from the top or bottom of the chassis.

›BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates a prior art switch with IO port connectors positioned on the front of the switch chassis.

FIG. 2 illustrates a thin form factor switch with IO port connectors positioned on the top side of the switch chassis.

FIG. 3 illustrates a thin form factor switch with IO port connectors positioned on both the top and front sides of the switch chassis.

FIG. 4 illustrates a printed circuit board with electronic components connected to IO port connectors positioned to be accessible from both the top and front of the switch chassis.

FIG. 5 illustrates network processing device with IO port connectors positioned on the top mounted in a rack with draw slides.

FIG. 6 illustrates the network processing device of FIG. 5 mounted in a rack with a tiltable draw slide.

›DETAILED DESCRIPTION · 1 of 2

A network processing device, such as a router or a switch, receives packets at multiple input ports, performs certain processes to manipulate the packet contents, and then transmits the modified packets out through one or more specified output ports. The data packets are finite-length units of data each containing a data payload and one or more headers. During a data packet's journey, network processing devices may route, switch, and/or modify the data packets.

FIG. 1 illustrates a prior art network processing device 10 . The network processing device may operate as a network switch, a network router, and/or another device that is operable to control and manage data packets, forward data packets, and/or manipulate or modify data packets or a stream of data. Device 10 is operable to switch and route data packets, as well as to edit the packets as necessary and comprises a single or primary printed circuit board (PCB not shown), which in this case can be a line card, that provides the physical IO port connections and functionality for sending and/or receiving data packets/frames to/from other packet network devices. Device 10 comprises top and a bottom sides and front, rear and left and right sides. Provided that the device 10 chassis size conforms to a ½ RU to 3RU form factor, the height of the chassis is substantially smaller than either the width or the depth of the chassis. The IO port connectors positioned on the front of the device 10 can be connected to electronic components on the PCB that operate to support high-speed data transmission such as Gigabit Ethernet traffic or some other class of high-speed communications traffic. Such a network processing device design is limited with respect to the number of physical IO port connectors that can be positioned on the front of the device due to the relatively small surface area associated with the front side of the device. This limitation to the number of IO port connectors that can be positioned on the front side of the device 10 results in the need to include a relatively large number of network processing devices in a rack mounted arrangement in order to achieve a desired throughput.

FIG. 2 illustrates a network processing device chassis 20 with three openings on the top or upper side which are aligned with one or more IO port connectors that are attached to a PCB enclosed by the device chassis. Device 20 can perform substantially the same functionality as device 10 described with reference to FIG. 1 and can be designed to conform to the same range of form factors as described with reference to device 10 and so will not be described again here. However, as opposed to positioning the IO port connectors on the front side, as was described with reference to the device in FIG. 1 , device 20 includes openings in the top of the chassis to permit access to IO port connectors that are attached to the PCB. Positioning the IO port connector openings on the top of the device 20 chassis, it is possible to include many more IO port connectors and therefore IO ports per device than is otherwise possible. FIG. 2 illustrates an embodiment where three 24×2 RJ45 connectors are attached to the PCB and protrude through the openings in the device 20 chassis. The top of the IO port connectors can be flush with the top side surface of the device chassis, they can be below the top side surface of the chassis or they are protrude through the opening in the top side surface of the chassis. One embodiment supports one hundred and forty four IO ports, but more or fewer IO ports can be supported depending upon the number and type of IO port connectors that are used.

FIG. 3 illustrates a network processing device 30 that is substantially the same as the network processing device 20 described with reference to FIG. 2 . Device 30 is comprised of a primary PCB with electronic components that provide support for the data switching functionality, described earlier with reference to FIG. 1 , and is comprised of IO port connectors attached to the electronic components via signal lines on the PCB. Device 30 is shown as including the same number and types of IO port connectors on its top side as device 20 , but in addition to these three connectors, device 30 includes IO port connectors on the front side of the chassis as shown on device 10 and as described with reference with FIG. 1 . This embodiment provides greater IO port density per network processing device than either of the devices 10 or 20 .

FIG. 4 shows a primary PCB 40 , which is substantially similar to the PCB described with reference to the embodiment of FIG. 3 . PCB 40 is comprised of three IO port connectors that are positioned on the PCB so that they can be accessed from the top side and front side of the chassis that encloses the PCB. It should be understood, that other embodiments are possible in which the PCB is comprised of IO port connectors attached to both of its sides and in which the device chassis includes openings on the top and on the bottom that are aligned with the IO port connectors. Such an arrangement increases the IO port density per device even further. PCB 40 includes a plurality of electronic components (EC) which operate to support high-speed data transmission such as Gigabit Ethernet traffic or some other class of high-speed communications traffic. A single electronic component can provide all of the necessary network switching functionality or a plurality of components comprising a chip set can provide the network switching functionality. Each of the electronic components is connected via signal lines to at least one of the IO port connectors, and cables can be attached to the IO port connectors to carry information to and away from the IO ports. Any type of appropriate IO port connector can be employed to provide cable connections to the top and to the front of the device 40 chassis, but in this case three 2×24 RJ45 connectors are shown which provide cable connections to the top of the PCB. All of the IO port connectors attached to the PCB and substantially all of the electronic components are oriented in the direction of an air flow generated by one or more fans that can be positioned on the rear side of the network processing device 30 chassis. This air flow cools the electrical components attached to the PCB and the orientation of the connectors and components is critical to the efficiency with which the air flow is able to cool the components that generate heat. While the preferred embodiment is described in the context of a single, primary PCB, more than one printed circuit boards can be included. Smaller, daughter boards can be connected to the primary PCB for instance or there can be more than one primary PCB included in the router chassis.

›DETAILED DESCRIPTION · 2 of 2

FIG. 5 illustrates a network processing device, such as the device 20 described with reference to FIG. 2 , which is slidably mounted with a set of draw slides 52 a and 52 b to a vertical rack 50 . Mounting the device 20 to the rack with draw slides permits the device to be pulled out if it needs to be serviced or replaced or if the cables attached to the IO port connectors need to be attached, replaced or repositioned. Optional cable guides 51 a , 51 b and 51 c are shown attached to the top of the device chassis proximate to or over top of and oriented with each of the IO port connectors. The cable guide serves to retain the cables so that they lie closely to the top of the device chassis and so that the cables are not damaged if another device, mounted in the rack 50 directly above the device 20 , is pulled out for servicing.

FIG. 6 illustrates a network processing device, such as the device 20 described with reference to FIG. 2 , which is mounted to a rack 60 using a set of tiltable draw slides 61 a and 61 b . The advantage in mounting the device to the rack using a tiltable draw slide is that the device can be pulled out and tilted to allow more convenient access to the cables attached to the IO port connectors accessible on the top of the device chassis.

The forgoing description, for purposes of explanation, used specific nomenclature to provide a thorough understanding of the invention. However, it will be apparent to one skilled in the art that specific details are not required in order to practice the invention. Thus, the forgoing descriptions of specific embodiments of the invention are presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed; obviously, many modifications and variations are possible in view of the above teachings. The embodiments were chosen and described in order to best explain the principles of the invention and its practical applications, they thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the following claims and their equivalents define the scope of the invention.

Claims as granted

11 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

4 codes
IPC · International Patent Classification
Section H — Electricity
  • H04L12/28
USPC · US Patent Classification
370/401361/735455/347

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomJan 2010Apr 2010Jul 2010Oct 2010Jan 2011Apr 2011Jul 2011Oct 2011Jan 2012Apr 2012Jul 2012USPTOApplicantNon-final rejection
USPTOApplicanthover for detail · click to open
Pendency
2.5 y
895 days filing → grant
Office actions
1
non-final + final
Responses
1
no RCE
Examiner
Robert Wilson
art unit 2475 · TC 2400
Citations: 4 back · 2 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock