Liquid crystal display device and driving method thereof

1. Technical Field

The present disclosure generally relates to display technology, and particularly to a liquid crystal display (LCD) device and a method for driving the LCD device.

2. Description of Related Art

LCD display has advantages of low power consumption and low radiation, and has been widely used in various portable information products such as notebooks, personal digital assistants (PDAs), video cameras and the like. Conventionally, an LCD device includes a display panel. The display panel usually includes a plurality of gate lines and a plurality data lines insulated from and intersecting the plurality of gate lines. The plurality of gate lines and the plurality data lines define a plurality of pixel units. Each pixel unit includes a thin film transistor (TFT) and a liquid crystal capacitor.

When a gate on voltage is applied to a gate line, a corresponding TFT connected to the gate line is turned on, whereby a data voltage provided by a corresponding data line connected to the TFT is applied to the liquid crystal capacitor. At the same time, a common voltage is applied to the liquid crystal capacitor. When a gate off voltage is applied to the TFT via the gate line, the TFT is turned off, and a voltage difference between the data voltage and the common voltage is held by the liquid crystal capacitor. The voltage difference between the data voltage and the common voltage generates an electric field, driving liquid crystal variation. A resulting transmittance of light through the display panel provides display capability.

However, when the gate off voltage is applied to the TFT via the gate line, due to a parasitic capacitance formed between a gate electrode and a source electrode of the TFT, the TFT cannot be turned off completely, and a drain current is generated between the source electrode and a drain electrode of the TFT. Accordingly, voltage difference across the liquid crystal capacitor decreases. When the data voltage is applied with opposite polarities, a decreasing variation of the voltage difference due to the drain current being driven under a positive polarity is different from that under a negative polarity. Thereby flicker is generated, compromising quality of the display of the LCD device.

What are needed, therefore, are an LCD device and a driving method thereof which can overcome the described limitations.

The components in the drawings are not necessarily drawn to scale, the emphasis instead being placed upon clearly illustrating the principles of the present disclosure. Moreover, in the drawings, like reference numerals designate corresponding parts throughout the several views, and all the views are schematic.

FIG. 1 is a circuit diagram of a first embodiment of an LCD device, the LCD including a plurality of pixel units.

FIG. 2 is a wave diagram of driving signals of a pixel unit of FIG. 1 .

FIG. 3 is a circuit diagram of a second embodiment of an LCD device.

Reference will now be made to the drawings to describe the disclosure in detail.

Referring to FIG. 1 , a circuit diagram of a first embodiment of an LCD device is shown. The LCD device 2 includes a power supply circuit 21 , a panel power supply circuit 22 , a control circuit 23 , a data driving circuit 24 , a gate driving circuit 25 , and a display panel 26 . The display panel 26 includes a plurality of data lines 261 and a plurality of gate lines 262 . The data lines 261 are parallel to each other. The gate lines 262 are parallel to each other, and insulated from and intersecting the data lines 261 . The data lines 261 and the gate lines 262 cooperatively define a plurality of pixel units 263 . Each pixel unit 263 includes a TFT 264 and a liquid crystal capacitor 265 . A source electrode 266 of the TFT 264 is coupled to a corresponding data line 261 , a drain electrode 267 of the TFT 264 is coupled to the liquid crystal capacitor 265 , and a gate electrode 268 is coupled to a corresponding gate line 262 .

The power supply circuit 21 receives an alternating current (AC) voltage, converts it into a direct current (DC) voltage by transforming, rectifying, filtering, and stabilizing, and outputting the resulting DC voltage to the panel power supply circuit 22 and the control circuit 23 .

The control circuit 23 , activated by the DC voltage, processes synchronized signals output from an external circuit (not shown), and generates a clock pulse signal, a reverse control signal and a scanning signal. The clock pulse signal is output to the data driving circuit 24 , the scanning signal is output to the gate driving circuit 25 , and the reverse control signal is output to the data driving circuit 24 and the gate driving circuit 25 .

The data driving circuit 24 includes a plurality of data output terminals 241 , respectively coupled to the data lines 261 . The data driving circuit 24 receives the clock pulse signal and the reverse control signal, and outputs data voltages to the display panel 26 via the data output terminals 241 . In a pulse period of the clock pulse signal, the data driving circuit 24 reads a data signal from an external circuit (not shown) at a rising edge of the clock pulse signal, processes the data signal, and outputs data voltages of a processed data signal to the display panel 26 . The data driving circuit 24 may output the data voltages via a frame inversion mode, a line inversion mode or a dot inversion mode according to the reverse control signal. If the frame inversion mode is used, that is, the data driving circuit 24 outputs data voltages having opposite polarities in adjacent frames. If the line inversion mode is used, that is, in a frame time, the data driving circuit 24 outputs data voltage having opposite polarities in adjacent pulse periods of the clock pulse signal. For example, when a gate line 262 is scanned in a pulse period, the data driving circuit 24 outputs data voltages having a positive polarity. When the subsequent gate line 262 is scanned in the subsequent pulse period, the data driving circuit 24 outputs data voltages having a negative polarity.

The panel power supply circuit 22 includes three voltage output terminals 221 . The panel power supply circuit 22 receives the DC voltage, and converts the DC voltage to a gate on voltage VGH, a first gate off voltage VGL 1 , and a second gate off voltage VGL 2 via a plurality of DC-DC converters (not shown). The gate on voltage VGH is a forward bias voltage for the TFT 264 , with a value preferably +15.xV or +24.xV wherein x is a natural number. The first gate off voltage VGL 1 and the second gate off voltage VGL 2 are reverse bias voltages for the TFT 264 , with a value of the first gate off voltage VGL 1 preferably −10.xV or −6.xV wherein x is a natural number, and a value of the second gate off voltage VGL 2 less than that of the first gate off voltage VGL 1 . The gate on voltage VGH, the first gate off voltage VGL 1 and the second gate off voltage VGL 2 are output to the gate driving circuit 25 via the three voltage output terminals 221 , respectively.

The gate driving circuit 25 includes a plurality of gate signal output terminals 251 respectively coupled to the gate lines 262 . The gate driving circuit 25 receives the scanning signal and the reverse control signal from the control circuit 23 , and successively scans the gate lines 262 . When a gate line 262 is scanned, the gate driving circuit 25 outputs the gate on voltage VGH to the gate line 262 to turn on the TFTs 264 connected to the gate line 262 . After the gate line 262 is scanned, the gate driving circuit 25 outputs the first gate off voltage VGL 1 or the second gate off voltage VGL 2 to the gate lines 262 . According to the reverse control signal, the first gate off voltage VGL 1 is output to the gate lines 262 coupled to the pixel units 263 which receive the data voltage having the positive polarity, and the second gate off voltage VGL 2 is output to the gate lines 262 coupled to the pixel units 263 which receive the data voltage having the negative polarity.

The gate driving circuit 25 further includes a voltage storage module 252 , and a scanning module 253 . The voltage storage module 252 includes a plurality of voltage storage units 254 . Each voltage storage unit 254 corresponds to one of the gate lines 262 . The voltage storage units 254 are sequentially scanned according to the scanning signal. If a voltage storage unit 254 is scanned, the voltage storage unit 254 stores the first gate off voltage VGL 1 or the second gate off voltage VGL 2 . When the pixel units 263 connected to a gate line 262 corresponding to the scanned voltage storage unit 254 receive the data voltages having the positive polarity, the scanned voltage storage unit 254 stores the first gate off voltage VGL 1 according to the reverse control signal, or the scanned voltage storage unit 254 stores the second gate off voltage VGL 2 . The scanning module 253 includes a plurality of selecting units 255 . Each selecting unit 255 corresponds to one of the voltage storage units 254 and one of the gate lines 262 . The scanning module 253 synchronously scans the selecting units 255 according to the scanning signal. If a selecting unit 255 is scanned, the selecting unit 255 outputs the gate on voltage VGH to a corresponding gate line 262 , and after the selecting unit 255 is scanned, the selecting unit 255 outputs the first gate off voltage VGL 1 or the second gate off voltage VGL 2 stored in a corresponding voltage storage unit 254 .

Referring to FIG. 2 , to drive the pixel unit 263 via the frame inversion mode, during a frame time T 1 , the TFT 264 of the pixel unit 263 is turned up when the gate on voltage VGH is applied to a corresponding gate line 262 , a common voltage Vcom is applied to the liquid crystal capacitor 265 , and a data voltage having the positive polarity V 1 is applied to the liquid crystal capacitor 265 , wherein V 1 >Vcom. After a charging time of the liquid crystal capacitor 265 , the TFT 264 is turned off when the first gate off voltage VGL 1 is applied to the corresponding gate line 262 , and the liquid crystal capacitor 265 holds the data voltage having the positive polarity V 1 . During the subsequent frame time T 2 , the TFT 264 is turned up when the gate on voltage VGH is applied to the corresponding gate line 262 again, the common voltage Vcom is applied to the liquid crystal capacitor 265 , and a data voltage having the negative polarity V 2 is applied to the liquid crystal capacitor 265 , wherein V 2 <Vcom. After the charging time of the liquid crystal capacitor 265 , the TFT 264 is turned off when the second gate off voltage VGL 2 is applied to the corresponding gate line 262 , and the liquid crystal capacitor 265 holds the data voltage having the negative polarity V 2 . In this embodiment, the data voltages V 1 , V 2 have different values corresponding to different grayscales, due to the LCD device mainly displaying a grayscale with a grayscale voltage in a range of 20%-80% of the maximal grayscale voltage. A difference between the first gate off voltage VGL 1 and the second gate off voltage VGL 2 is preferably in a range from about 40% of the maximal grayscale voltage to about 160% of the maximal grayscale voltage, particularly substantially equal to the maximal grayscale voltage.

In summary, corresponding to the pixel unit 263 applied with the data voltage having the positive polarity V 1 , the gate driving circuit 25 applies the first gate off voltage VGL 1 to turn off the TFT 264 of the pixel unit 263 . While corresponding to the pixel unit 263 applied with the data voltage having the negative polarity V 2 , the gate driving circuit 25 applies the second gate off voltage VGL 2 to turn off the TFT 264 . Due to the second gate off voltage VGL 2 being less than the first gate off voltage VGL 1 , a difference between a voltage difference V 1 −VGL 1 and a voltage difference VGL 2 −V 2 is decreased or eliminated. For example, if the same grayscale is displayed by the pixel unit 263 during the two frame times T 1 and T 2 , that is, V 1 =−V 2 , a decreasing variation of a voltage difference on the liquid crystal capacitor 265 due to a drain current of the TFT 264 is substantially the same in the two frame times T 1 and T 2 . Thus, flicker is reduced or eliminated.

Referring to FIG. 3 , a circuit diagram of a second embodiment of an LCD device 3 is shown, differing from LCD device 2 , only in that in display panel 36 , adjacent pixel units 363 along an axis of gate lines 362 are respectively coupled to two adjacent gate lines 362 . In this embodiment, the data driving circuit 34 may output data voltages via a line inversion mode according to a reverse control signal. That is, in a frame time, the data voltages having opposite polarities are output in adjacent pulse periods of a clock pulse signal. However, due to the coupling mode between pixel units 363 and the gate lines 362 , the display panel 36 can achieve a display of dot inversion. That is, in a frame time, each pixel unit 363 is applied with a data voltage having a polarity opposite to any adjacent pixel unit 363 .

It should be pointed out that in alternative embodiments, the gate driving circuit can alternately scan the display panel.

It is believed that the present embodiments and their advantages will be understood from the foregoing description, and it will be apparent that various changes may be made thereto without departing from the spirit and scope of the embodiments or sacrificing all of their material advantages.