Circuit and method for reducing popping sound

1. Field of the Invention

The present invention relates to an integrated circuit, and more particularly to an integrated circuit operated for reducing a popping sound.

2. Description of the Related Art

Audio amplifier can be categorized as analog and digital classes. Analog audio output apparatus is controlled by an analog audio source, while a digital audio output apparatus is controlled by a pulse width modulated audio source. A digital audio output apparatus generally includes, as shown in FIG. 1 , a high-side FET M 1 , a low-side FET M 2 , an LC low-pass filter 10 , a capacitor C 2 , and a speaker 12 .

The high-side FET M 1 and the low-side FET M 2 are coupled in series between a positive power rail V CC and GROUND. The high-side FET M 1 and the low-side FET M 2 are controlled by a high-side PWM signal (PWMH) and a low-side PWM signal (PWML), respectively. Both PWMH and PWML signals have substantially the same pulse width but are opposite to each other in phase. The LC low-pass filter 10 consisting of inductor L 1 and capacitor C 1 is used to filter out the PWM switching noise, and the capacitor C 2 is used to filter out a direct current component.

It has been observed that a popping sound is often produced at the audio output of the speaker 12 during startup regardless of analog or digital audio output amplifier. The popping sound is offensive to the ears and may damage the speaker 12 . FIG. 2 shows a block diagram of an electronic device having a sound output module disclosed in U.S. Pat. No. 7,046,082. Referring to FIG. 2 , when an ON-OFF control signal Vpon has increased from a low level to a high level, a bias voltage Vb 2 gradually increases according to a time constant determined by resistance values of resistors 21 , 22 and a capacitance value of a capacitor 23 . Since an output signal Vout of an output amplifier 26 increases in the same manner as does the bias voltage Vb 2 , a voltage Vx of a point X and a voltage Vy of a point Y also gradually increase. Consequently, since the voltage Vy changes gradually, the popping sound generated by a speaker Sp can be limited to a low level.

While the prior art solution to the problem of startup transients may be effective for analog applications, the circuit is only implemented in a pure analog circuit, and signals are transmitted in analog form. It is therefore desirable to provide a circuit and a method for generating PWM signals to reduce the popping sound at power-up or power-down for the digital audio amplifier as well.

An aspect of the present invention is to provide a circuit for reducing the popping sound.

According to one embodiment of the present invention, a circuit for reducing popping sounds comprises a waveform generator, a voltage accumulator, and a comparator. The waveform generator is configured for generating a periodic waveform, and the voltage accumulator is configured for generating an increased voltage. The comparator is configured for comparing the periodic waveform with the increased voltage for generating a successive pulse signal. A percentage of a duty cycle in the successive pulse signal is increased gradually.

Another aspect of the present invention is to provide a method for reducing the popping sound.

According to one embodiment of the present invention, a method for reducing popping sounds comprises the steps of receiving a periodic waveform, receiving an increased voltage; and comparing the periodic waveform with the increased voltage for generating a successive pulse signal. A percentage of a duty cycle in the successive pulse signal is increased gradually.

The invention will be described according to the appended drawings in which:

FIG. 1 shows an audio output apparatus;

FIG. 2 shows a block diagram of an electronic device having a sound output module disclosed in U.S. Pat. No. 7,046,082;

FIG. 3 shows a block diagram of a circuit for reducing popping sounds according to one embodiment of the present invention;

FIG. 4 shows a detailed block diagram in accordance with one embodiment of the circuit in FIG. 3 ;

FIG. 5 shows a detailed block diagram in accordance with one embodiment of the logic circuit;

FIG. 6 shows operational waveforms of the circuit shown in FIG. 4 ;

FIG. 7 shows a detailed block diagram in accordance with another embodiment of the waveform generator shown in FIG. 3 ;

FIG. 8 shows operational waveforms of the circuit shown in FIG. 7 ;

FIG. 9 shows a block diagram of a circuit for reducing popping sounds according to one embodiment of the present invention; and

FIG. 10 shows operational waveforms of the circuit shown in FIG. 9 .

FIG. 3 shows a block diagram of a circuit 30 for reducing popping sounds according to one embodiment of the present invention. The circuit 30 comprises a waveform generator 32 , a voltage accumulator 34 , a comparator 36 , and a phase split circuit 38 . The waveform generator 32 is configured to produce a periodic waveform V W , such as a triangle or sawtooth waveform. The voltage accumulator 34 is configured to generate an increased voltage V A . The comparator 36 compares the periodic waveform V W with the increased voltage V A for generating an output signal OUT. Then, the output signal OUT is sent to the phase split circuit 38 for generating two separate output signals OUTA and OUTB. The two separate output signals OUTA and OUTB are transmitted alternatively.

FIG. 4 shows a detailed block diagram in accordance with one embodiment of the circuit 30 in FIG. 3 . Referring to FIG. 4 , the voltage accumulator 34 comprises a logic circuit 42 and a charge pump 44 . An output signal X 1 of the logic circuit 42 is a pulse signal synchronous with rising and falling edges of an input signal PWMA. When the pulse signal X 1 arrives at an input terminal of the charge pump 44 , the charge pump 44 outputs the increased voltage V A . FIG. 5 shows a detailed block diagram in accordance with one embodiment of the logic circuit 42 . The logic circuit 42 comprises an inverter chain and an exclusive or (XOR) gate.

Referring to FIG. 4 , the waveform generator 32 comprises a constant current source I C controlled by a control signal Enable, an NMOS transistor N 1 , and a capacitor C 1 . The NMOS transistor N 1 has a gate configured to receive the output signal X 1 of the logic circuit 42 , a drain connected to the constant current source I C , and a source connected to a reference voltage V REF . The capacitor C 1 is connected between the constant current source I C and the reference voltage V REF . The capacitor C 1 is charged with the constant current C 1 and discharged when the pulse signal X 1 arrives at the gate of the NMOS transistor N 1 . FIG. 6 shows operational waveforms of the circuit shown in FIG. 4 . As shown in FIG. 6 , the periodic waveform V W is represented as a sawtooth waveform.

Now referring to FIG. 4 and FIG. 6 , when the periodic waveform V W is larger than the increased voltage V A , the comparator 36 outputs a high digital signal. Next, the phase split circuit 38 generates the first output signal OUTA when the input signal PWMA goes high, and generates the second output signal OUTB when the input signal PWMA goes low. Since the voltage V A generated by the voltage accumulator 34 increases stepwise, the percentage of the duty cycle in each of the successive pulse signals OUT, OUTA, and OUTB is increased gradually until a nominal operating percentage of the duty cycle, for example 50% duty cycle, is reached. In such way, the popping sound is reduced when the speaker is driven by a single input signal, such as the pulse signal OUT, or driven by a differential input signal, such as the pulse signals OUTA and OUTB. The constant current source I C is deactivated for saving power when the duty cycle of the pulse signal OUT reaches the nominal operating percentage of the duty cycle.

FIG. 7 shows a detailed block diagram in accordance with another embodiment of the waveform generator 32 shown in FIG. 3 . Referring to FIG. 7 , the waveform generator 32 comprises a constant current source I 1 , a switch 72 connected in series with the constant current source I 1 , a constant current source I 2 , a switch 74 connected in series with the constant current source I 2 , an operational amplifier 76 , a capacitor C 2 , a switch 78 , and a logic circuit 79 . The constant current sources I 1 and I 2 are controlled by a control signal Enable. In this embodiment, the switch 72 is implemented as a PMOS transistor, whose gate is connected to the input signal PWMA, and the switch 74 is implemented as an NMOS transistor, whose gate is also connected to the input signal PWMA. The non-inverting input terminal of the operational amplifier 76 is connected to a reference voltage V REFH , and the inverting input terminal of the operational amplifier 76 is connected to one terminal of the switch 72 and the capacitor C 2 . The switch 78 is connected in parallel with the capacitor C 2 , and an output terminal of the logic circuit 79 is connected to the switch 78 for discharging the capacitor 78 .

FIG. 8 shows operational waveforms of the circuit shown in FIG. 7 . Referring to FIG. 7 and FIG. 8 , when the input signal PWMA goes low, the constant current source I 1 flows through the capacitor C 2 via the switch 72 , and thus the output signal V W of the operational amplifier 76 reduces from the reference voltage V REFH . Alternatively, when the input signal PWMA goes high, the constant current source I 2 flows through the capacitor C 2 via the switch 74 , and thus the output signal V W of the operational amplifier 76 increases. The switch 78 , implemented as an NMOS transistor in this embodiment, is turned on to reset the output signal V W of the operational amplifier 76 so as to avoid the mismatch between the constant current sources I 1 and I 2 . In such way, the output signal V W of the operational amplifier 76 is generated as a triangular waveform. Additionally, the constant current sources I 1 and I 2 are deactivated for saving power when the duty cycle of the pulse signals OUTA and OUTA reach the nominal operating percentage of the duty cycle.

FIG. 9 shows a block diagram of a circuit 90 for reducing popping sounds according to one embodiment of the present invention. When the speaker is driven by a differential input signal, such as the pulse signals OUTA and OUTB shown in FIG. 3 , the pulse width of the first pulse of the pulse signal OUTA should be equal to one half of the pulse width of the other pulses at 50% duty cycle. Referring to FIG. 9 , the circuit 90 comprises a waveform generator 92 , a charge pump 94 , and two comparators 98 and 100 . The waveform generator 92 comprises an operational amplifier 926 , and two switched current sources 922 and 924 , each of which is constituted by a bias current and a switch. The switched current source 922 flows through a capacitor C 3 to reduce the output voltage ATRI of the operational amplifier 926 . The other switched current source 924 flows through the capacitor C 3 to increase the output voltage ATRI of the operational amplifier 926 . In such way, the output voltage ATRI is a triangular waveform in this embodiment. In addition, the comparator 100 compares the output voltage ATRI with a reference voltage V REFL for generating an output signal OUTE, and the comparator 98 compares the output voltage ATRI with a reference voltage V CM for generating an output signal OUTC.

FIG. 10 shows operational waveforms of the circuit shown in FIG. 9 . In FIG. 10 , the duty cycle of the pulse signal PWMA is equal to 0.5. Initially, a valley value of the output voltage ATRI cannot reach the reference voltage V REFL , and thus the switched current source 922 increases current to pull down the output voltage ATRI via a feedback mechanism. When the circuit 90 is operated in a steady state, a peak value of the output voltage ATRI is substantially equal to the reference voltage V REFH , and the valley value of the output voltage ATRI is substantially equal to the reference voltage V REFL . Because the reference voltage V CM is a middle value between the reference voltages V REFH and V REFL , the duty cycle of the output signal OUTC is equal to 0.5 when the circuit 90 is operated in the steady state. Therefore, after a NAND gate operation, the duty cycle of the output signal OUTD from a NAND gate 102 is equal to one half of the pulse width of the pulse signal PWMA, and it could be inserted into the first pulse of the pulse signals OUTA for reducing the popping sound.

The above-described embodiments of the present invention are intended to be illustrative only. Numerous alternative embodiments may be devised by those skilled in the art without departing from the scope of the following claims.