Test board for testing PCBS
Granted 27 Jul 2010 · 1 office action
Current assignee: FOXNUM TECHNOLOGY CO., LTD. · originally Foxconn Technology Group
Law firm: Law firm · Log in to unlock
Attorney: Attorney · Log in to unlock
Inventors: Han-Chieh Chang, Yue-Wen Chen, Chien-Chun Chen · Examiner: Vincent Q Nguyen · AU 2831 · TC 2800
Life of the application
10 dated eventsAbstract
A test board for testing PCBs includes a plurality of signal input terminals, a plurality of signal output terminals connected to the signal input terminals respectively, a standby signal output terminal, and a plurality of switches. The standby signal output terminal is connected to the signal input terminals via the switches respectively.
Description
4 parts›BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a test board for testing printed circuit boards (PCBs).
2. Description of Related Art
Referring to FIG. 1 , a conventional test board for testing a PCB includes an input connector 10 , and an output module 20 . The input connector 10 is a 24-pin connector, and each pin acts as a signal input terminal. The output module 20 includes two groups of signal output terminals CN 1 and CN 2 , and each group includes 12 signal output terminals. Each signal input terminal is connected to a corresponding signal output terminal.
In testing, transmission lines of the PCB to be tested are connected to the input connector 10 , and are given an input signal, then each output of the output module 20 is checked to determine if the transmission lines are good.
If a line or a signal output terminal of the test board becomes inoperable, the whole test board should be replaced, which is costly.
What is needed, therefore, is an test board which can solve the above problem.
›SUMMARY
An exemplary test board for testing PCBs includes a plurality of signal input terminals, a plurality of signal output terminals connected to the signal input terminals respectively, a standby signal output terminal, and a plurality of switches. The standby signal output terminal is connected to the signal input terminals via the switches respectively.
Other advantages and novel features will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings, in which:
›BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic diagram of a conventional test board;
FIG. 2 is a schematic diagram of one embodiment of a test board for testing PCBs in accordance with the present invention;
FIG. 3 is a circuit diagram of an upper layer of the test board for testing PCBs of FIG. 2 ; and
FIG. 4 is a circuit diagram of a lower layer of the test board for testing PCBs of FIG. 2 .
›DETAILED DESCRIPTION
Referring to FIG. 2 , a test board for testing PCBs in accordance with an embodiment of the present invention includes an input connector 100 , an output module 200 , and 24 switches JP 1 -JP 24 . In this embodiment, the input connector 100 is a 24-pin connector which includes 24 signal input terminals IN 1 -IN 24 . The output module 200 includes two groups of signal output terminals CN 1 , CN 2 , and two groups of standby signal output terminals RCN 1 , RCN 2 . The group of signal output terminals CN 1 includes 12 signal output terminals OUT 1 -OUT 12 , and the group of signal output terminals CN 2 includes 12 signal output terminals OUT 13 -OUT 24 . The group of standby signal output terminals RCN 1 includes 3 standby signal output terminals RO 1 -RO 3 , and the group of standby signal output terminals RCN 2 includes 3 standby signal output terminals RO 4 -RO 6 .
Referring also to FIG. 3 and FIG. 4 , the test board for testing PCBs includes an upper layer as shown in FIG. 3 and a lower layer as shown in FIG. 4 . In the upper layer, the signal input terminals IN 1 -IN 24 are connected to the signal output terminals OUT 1 -OUT 24 respectively. In the lower layer, the standby signal output terminal RO 1 is connected to the signal input terminals IN 1 -IN 4 via the switches JP 1 -JP 4 respectively. The standby signal output terminal RO 2 is connected to the signal input terminals IN 5 -IN 8 via the switches JP 5 -JP 8 respectively, and so on, through to the standby signal output terminal RO 6 being connected to the signal input terminals IN 21 -IN 24 via the switches JP 21 -JP 24 respectively.
Therefore, the standby signal output terminal RO 1 can replace the signal input terminals IN 1 -IN 4 by operation of the switches JP 1 -JP 4 . The standby signal output terminal RO 2 can replace the signal input terminals IN 5 -IN 8 by operating the switches JP 5 -JP 8 , and so on, through to the standby signal output terminal RO 6 replacing the signal input terminals IN 21 -IN 24 by operating the switches JP 21 -JP 24 . For example, if the signal output terminal OUT 1 becomes inoperable, the standby signal output terminal RO 1 can replace the signal input terminal IN 1 by operating the switch JP 1 .
In this embodiment, the amounts of the signal input terminals, the signal output terminals, and the switches are 24 respectively. The amount of the standby signal output terminals is 6. The amount of the signal input terminals, the signal output terminals, the switches, or the standby signal output terminals is not limited to those of the embodiment.
The foregoing description of the exemplary embodiments of the invention has been presented only for the purposes of illustration and description and is not intended to be exhaustive or to limit the invention to the precise forms disclosed. Many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to explain the principles of the invention and their practical application so as to enable others skilled in the art to utilize the invention and various embodiments and with various modifications as are suited to the particular use contemplated. Alternately embodiments will become apparent to those skilled in the art to which the present invention pertains without departing from its spirit and scope. Accordingly, the scope of the present invention is defined by the appended claims rather than the foregoing description and the exemplary embodiments described therein.
Claims as granted
9 claimsLog in to read the claims of this application.
Log in to unlockClassifications
2 codes- G01R31/28
Claim changes
SoonSee which claims were amended, added or cancelled during examination, with every added and removed word marked.
The published claims of this application are not paired with the granted ones in what we hold.
File wrapper
See the full prosecution history — every USPTO and applicant action on this file, in order.
Log in to unlockDocuments
Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.
Log in to unlockChain of title
See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.
Log in to unlock