USPatent applicationPatented

Card for simulating peripheral component interconnect loads

Granted 24 Aug 2010 · 4 office actions

Assignee: Foxconn Technology Group

Law firm: Law firm · Log in to unlock

Attorney: Attorney · Log in to unlock

Inventors: Yong-Xing You, Feng-Long He, Ke-You Hu, Hai-Qing Zhou · Examiner: Russell Frejd · AU 2128 · TC 2100

Life of the application

15 dated events
⤢ drag to zoom20062008201020122014201620182020202220242026ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

A card for simulating peripheral component interconnect (PCI) loads includes an interface configured for electrically connecting to a motherboard and a load circuit configured for simulating the different loads. The load circuit comprises at least one power module receiving a voltage from the interface. The power module is capable of changing resistance of the power module thereby to thermally consume various powers to simulate the different loads. Because the card consumes various power according to testing requirement, the stability of the motherboard can be tested in various load power without connecting actual PCI loads to the motherboard.

Description

4 parts
›BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a card for simulating peripheral component interconnect (PCI) loads, and particularly to a card whose power can be adjusted as required.

2. Description of Related Art

In motherboard manufacturing, it is necessary to test motherboard stability, for example, when load power of the motherboard is maximal, it is necessary to test whether the motherboard is stable. The load may be a central processing unit (CPU), a hard disk drive (HDD), an optical disk drive (ODD), a floppy disk drive (FDD), or a certain PCI device, and so on.

There are two typical methods for testing motherboard stability. By one method, actual PCI devices are inserted in the corresponding slots of the motherboard. However, it is costly to use the actual PCI devices for testing. By the other method, a card for simulating a PCI load is inserted into the corresponding slot of the motherboard. However, since power dissipated by the card is fixed the motherboard cannot be tested under different load conditions.

What is needed, therefore, is a card with adjustable loads for simulating different PCI loads.

›SUMMARY OF THE INVENTION

A card for simulating different peripheral component interconnect (PCI) loads is disclosed. The card in accordance with a preferred embodiment of the invention includes an interface configured for electrically connecting to a motherboard; and a load circuit for simulating the different loads. The load circuit comprises at least one power module receiving a voltage from the interface; and the power module consumes various powers.

Other advantages and novel features will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings, in which:

›BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of a card for simulating a PCI load in accordance with a preferred embodiment of the present invention, the card includes a first module and a second module;

FIG. 2 is a circuit diagram of the first module and the second module of FIG. 1 ;

FIG. 3 is circuit diagram of a first load unit of the first module of FIG. 2 .

›DETAILED DESCRIPTION OF THE INVENTION

Referring to FIG. 1 , a card 10 for simulating PCI loads according with a preferred embodiment of the invention includes a PCI interface 20 for electrically connecting the card 10 to a motherboard, and a load circuit 30 for simulating various PCI loads. The load circuit 30 includes a first power module 31 configured for receiving a 5V voltage U 1 (see FIG. 2 ) from a pin of the PCI interface, and a second power module 32 receiving a 3.3V voltage U 2 (see FIG. 2 ) from another pin of the PCI interface.

Referring to FIG. 2 , the first power module 31 includes a plurality of load units 310 which are connected in parallel. The second power module 32 includes a plurality of load units 320 which are also connected in parallel. In the embodiment, eight load units 310 and eight load units 320 are employed as an example.

Referring to FIG. 3 , each of the load units 310 includes a switch SW, a transistor Q acting as an electrical switch, a limiting resistor R for limiting a current of a base of the transistor Q, and a plurality of load resistors R 1 . The base of the transistor Q receives the 5V voltage through the limiting resistor R. The transistor Q and the load resistors R 1 are connected in parallel between a power supply providing the 5V voltage and ground. The switch SW is connected between the base of the transistor Q and an emitter of the transistor Q. A resistance of the limiting resistor R is much more than a resistance of the load resistors R 1 . In this embodiment, the resistance of the limiting resistor R is 4.7 kΩ, and the resistance of the load resistor R 1 is 39Ω. Configuration of the load units 310 and that of the units 320 are same, except that resistance of load resistors R 2 are 20Ω and the load units 320 receive the 3.3V voltage.

When the switch SW is turned on, the transistor Q is turned off. Thus, current is drawn from the motherboard to pass through the load resistors R 1 thermally consuming power thus simulating a desired PCI load. Thus, one of the load units 310 is in operation. When the switch SW is turned off, the transistor Q is turned on shorting current past the load resistors R 1 . Current drawn by the transistor Q is small and can be ignored. Thus, there is virtually no load at the one of the load units 310 .

When the load units 310 are operating, power consumed by each of the load units 310 can be calculated as: 3[(5V)2/39Ω]=1.923 W. In the same way, when the load units 320 are operating, power consumed by each of the load units 320 can be calculated as: 3[(3.3V)2/20Ω]=1.634 W. Thus, by combining different amounts of the load units 310 and the load units 320 during operation, different amounts of power are consumed simulating a variety of PCI loads. Relationship between power consumed (or amount of load) by the load card 10 and various combinations of the load units 310 and the load units 320 are given as follows in table 1:

Table 1 Relationship Between Power Consumed by the Load Card and Various Combinations of Load Units 310 and Load Units 320 .

When testing a motherboard, the interface 20 of the load card 10 is inserted in a corresponding slot of the motherboard. Then according to test requirements, some of the switches SW are turned on, and the remaining are turned off according to the desired magnitude of the load. The stability of the motherboard is then tested under various load conditions without connecting the actual PCI loads to the motherboard, and without changing cards.

It is believed that the present embodiments and their advantages will be understood from the foregoing description, and it will be apparent that various changes may be made thereto without departing from the spirit and scope of the invention or sacrificing all of its material advantages, the examples hereinbefore described merely being preferred or exemplary embodiments of the invention.

›Tables in the description — 1
TABLE 1 — Relationship Between Power Dissipated by the Load Card and Various Combinations of Load Units 310 and Load Units 320 Number of Load Units 320
Number of012345678
Load Units 310Power
001.6343.2684.9026.5368.1709.80411.43813.072
11.9233.5575.1916.8258.45910.09311.72713.36114.995
23.8465.4807.1148.74810.38212.01613.65015.28416.918
35.7697.4039.03710.67112.30513.93915.57317.20718.841
47.6929.32610.96012.59414.22815.86217.49619.13020.764
59.61511.24912.88314.51716.15117.78519.41921.05322.687
611.53813.17214.80616.44018.07419.70821.34222.97624.610
713.46115.09516.72918.36319.99721.63123.26524.89926.533
815.38417.01818.65220.28621.92023.55425.18826.82228.456

Claims as granted

12 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

6 codes
IPC · International Patent Classification
Section G — Physics
  • G06F17/50
USPC · US Patent Classification
703/14307/38307/28307/24307/42

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomJul 2006Jan 2007Jul 2007Jan 2008Jul 2008Jan 2009Jul 2009Jan 2010Jul 2010USPTOApplicantNon-final rejectionNon-final rejectionNon-final rejectionNon-final rejectionNotice of allowance
USPTOApplicanthover for detail · click to open
Pendency
4.1 y
1,481 days filing → grant
Office actions
4
non-final + final
Responses
4
no RCE
Examiner
Russell Frejd
art unit 2128 · TC 2100
Citations: 4 back · 1 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

⤢ drag to zoom20062008201020122014201620182020202220242026Owner 1Owner 2
Titlehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock