Synchronous rectification circuit for power converters
Granted 21 Oct 2008 · no office action yet
Current assignee: Semiconductor Components Industries · originally SYSTEM GENERAL CORP.
Law firm: Law firm · Log in to unlock
Attorney: Attorney · Log in to unlock
Inventors: Ta-yung Yang · Examiner: Jeffrey L Sterrett · AU 2838 · TC 2800
Life of the application
18 dated eventsAbstract
A synchronous rectification circuit for power converters operable under fixed and/or variable frequencies where no current sense circuit or phase-lock circuit are needed is provided. It has a power switch coupled to a transformer for the rectification. A signal-generation circuit is used for generating a control signal in response to a magnetized voltage of the transformer, a demagnetized voltage of the transformer, and a magnetization period of the transformer. The control signal is coupled to turn on the power switch. The enable period of the control signal is correlated to a demagnetization period of the transformer.
Description
5 parts›BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to power converter, and more specifically relates to a control circuit of switching power converter.
2. Description of Related Art
FIG. 1 shows a traditional power converter with a synchronous rectifier, for improving the efficiency of power conversion. A magnetic device such as a transformer 10 includes a primary winding N P and a secondary winding N S . A switch 15 is connected to the primary winding N P for switching the transformer 10 and for regulating the output of the power converter. The secondary winding N S is coupled to the output of the power converter through a power switch 20 and a capacitor 30 . The power switch 20 and its body diode 25 are operated as the synchronous rectifier. A voltage V E is applied to the primary winding N P in response to the turning-on of the switch 15 during the magnetization period. Therefore, a charge current I C is generated in accordance with the voltage V E and inductance of the primary winding N P . Meanwhile, a magnetized voltage V S is produced at the secondary winding N S . Once the switch 15 is turned off, the energy of the transformer 10 is delivered to the output of the power converter through the secondary winding N S and the power switch 20 . A demagnetized voltage (the output voltage V O ) is thus applied to the secondary winding N S during the demagnetization period. A discharge current I D is generated according to the demagnetized voltage and the inductance of the secondary winding N S .
where L P and L S are the inductances of the primary winding N P and the secondary winding N S of the transformer 10 , respectively. T CHARGE is the magnetization period; and T DISCHARGE is the demagnetization period.
In continuous current mode (CCM) operation, the switch 15 is turned on before the transformer 10 is completely demagnetized. Under the discontinuous current mode (DCM), the energy in the transformer 10 is fully demagnetized before the start of the next switching cycle. FIGS. 2A and 2B show the waveforms of the DCM and CCM, respectively. If the power switch 20 is not turned off after the transformer 10 is fully demagnetized, a reverse current will be flowed to the power switch 20 to discharge the capacitor 30 . This reverse current decreases the efficiency of the power converter. In order to avoid the reverse current, a conventional method had been proposed for the synchronous rectification, such as in “PWM controller for synchronous rectifier of flyback power converter” by Yang et al., U.S. Pat. No. 6,995,991. A resistor 40 and its control circuit 45 are used to turn off the power switch 20 once the discharge current I D is lower than a threshold value. Furthermore, a phase-lock circuit is equipped to turn off the power switch 20 before the start of the next switching cycle during the CCM operation. Nevertheless, the current detection and the phase-lock circuit produce power losses and add complexity to the system. Furthermore, a wide variable frequency system, such as a resonant power converter, causes problems for phase locking.
›SUMMARY OF THE INVENTION
The present invention provides a synchronous rectification circuit that is applicable for use in power converters operating under fixed frequency and/or variable frequency. No current sense circuit or phase-lock circuit is needed. The synchronous rectification circuit comprises a power switch coupled to a transformer (a magnetic device) for the rectification. A signal-generation circuit is used for generating a control signal in response to a magnetized voltage of the transformer, a demagnetized voltage of the transformer, and a magnetization period of the transformer. The control signal is coupled to turning on the power switch. The enable period of the control signal is correlated to a demagnetization period of the transformer. Furthermore, the control signal is increased in response to the increase of the magnetized voltage. The control signal is decreased in response to the decrease of the magnetization period of the transformer. Besides, the control signal is decreased in response to the increase of the demagnetized voltage.
›BRIEF DESCRIPTION OF THE DRAWINGS
The accompanying drawings are included to provide further understanding of the invention, and are incorporated into and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.
FIG. 1 shows a traditional power converter with synchronous rectifier.
FIGS. 2A and 2B show the waveforms of the DCM and CCM, respectively.
FIG. 3 shows a power converter including a synchronous rectification circuit in accordance with an embodiment of the present invention.
FIG. 4 shows a switching-control circuit according to the embodiment of the present invention.
FIGS. 5 and 6 show the schematics of a plurality of voltage-to-current conversion circuits according to the embodiment of the present invention.
FIG. 7 shows a signal-generation circuit according to the embodiment of the present invention.
FIG. 8 shows a plurality of waveforms of the synchronous rectification circuit in accordance with the embodiment of the present invention.
›DESCRIPTION OF THE EMBODIMENTS · 1 of 2
FIG. 3 shows a switching power converter comprising a synchronous rectification circuit in accordance with an embodiment of the present invention that is applicable for use in power converters operating under fixed frequency and/or variable frequency. No current sense circuits or phase-lock circuits are needed. The power switch 20 is coupled to the transformer 10 (the magnetic device) for the rectification. A switching-control circuit 100 is used for generating a control signal S W in response to a magnetized voltage V S , a demagnetized voltage, and a magnetization period of the transformer 10 . The control signal S W is coupled to turn on the power switch 20 . The enable period of the control signal S W is correlated to a demagnetization period of the transformer.
When the switch 15 is turned on, a voltage V DS is produced in between the secondary winding N S and the power switch 20 . The voltage V DS is related to the magnetized voltage (V S ) of the transformer 10 .
V S =V DS −V O (3)
When the switch 15 is turned off, the output voltage V O is applied to the secondary winding N S for the demagnetization. The output voltage V O is thus correlated to the demagnetized voltage of the transformer 10 . An input terminal S 1 of the switching-control circuit 100 is coupled to detect the voltage V DS through a plurality of resistors 50 and 55 . A diode 60 is further coupled to the secondary winding N S to speed up the detection of the voltage V DS . Another input terminal S 2 is coupled to the output of the power converter for receiving the output voltage V O .
The magnetization flux Φ C of the transformer is equal to the demagnetization flux Φ D . The equality is shown as,
where B is the flux density, Ae is the cross-section area of the transformer, T is the magnetization period (T CHARGE ) or the demagnetization period (T DISCCHARGE ) of the transformer, and N is the number of winding turns of the transformer.
The demagnetization period (T DISCHARGE ) of the transformer 10 can be obtained in accordance with equations (7) and (8).
The equation (9) shows that the demagnetization period (T DISCHARGE ) can be predicted in accordance with the magnetized voltage V S , the demagnetized voltage V O , and the magnetization period (T CHARGE ). According to the equations (3) and (9), the demagnetization period (T DISCHARGE ) can be rewritten as the following:
T DISCHARGE = ( V DS - V O ) V O × T CHARGE ( 10 )
The enable period of the control signal S W is generated in accordance with the demagnetization period (T DISCHARGE ) of the transformer 10 . Therefore, the enable period of the control signal S W is increased in response to the increase of the magnetized voltage V S . The enable period of the control signal S W is decreased in response to the decrease of the magnetization period (T CHARGE ) of the transformer 10 . Besides, the enable period of the control signal S W is decreased in response to the increase of the demagnetized voltage V O .
FIG. 4 shows the switching-control circuit 100 according to an embodiment of the present invention. An input circuit includes a plurality of operational amplifiers 110 , 120 , diodes 115 , 125 , voltage-to-current conversion circuits 140 , 150 , resistive devices 101 , 102 , and a hysterias-buffer circuit 180 . The operational amplifier 110 and the diode 115 form a first unit-gain buffer supplied by the reference signal V R . The operational amplifier 120 and the diode 125 form a second unit-gain buffer coupled to the input terminal S 2 through the resistive devices 101 and 102 . The output of the first unit-gain buffer and the output of the second unit-gain buffer are tied together to generate the signal V B . The reference signal V R clamps the minimum value of the signal V B . The signal V B is connected to the voltage-to-current conversion circuit 150 to generate a second signal I 2 , and a third signal I 3 in response to the output voltage V O . The minimum value of the second signal I 2 is clamped to a limit value. The input terminal S 1 produces a voltage signal V A that is connected to the voltage-to-current conversion circuit 140 to generate a first signal I 1 in response to the voltage V DS . Furthermore, the hysterias-buffer circuit 180 is coupled to the input terminal S 1 to generate a switching signal S ON in response to the magnetization period of the transformer 10 . The first signal I 1 , the second signal I 2 , the third signal I 3 , and the switching signal S ON are coupled to the signal-generation circuit 200 to generate the control signal S W .
FIGS. 5 and 6 show the voltage-to-current conversion circuits 140 and 150 according to the embodiment of the present invention, respectively. The voltage V A is connected to an operational amplifier 141 . The operational amplifier 141 is connected to a transistor 143 and a resistor 142 for generating a current I 143 in response to the voltage V A . The current I 143 is connected to a plurality of transistors 145 and 146 to generate the first signal I 1 . The voltage V B is connected to an operational amplifier 151 . The operational amplifier 151 is connected to a transistor 153 and a resistor 152 for generating a current I 153 in response to the voltage V B . The current I 153 is connected to a plurality of transistors 155 and 156 to generate a current I 156 . The current I 156 is further connected to a plurality of transistors 157 , 158 and 159 for generating the second signal I 2 and the third signal I 3 . Therefore the first current I 1 is generated in accordance with the voltage V A . The second signal I 2 and the third signal I 3 are generated in accordance with the voltage V B .
FIG. 7 shows the signal-generation circuit 200 . A capacitor 220 is utilized to determine the period of the control signal S W . A first switch 210 is coupled in between the first signal I 1 and the capacitor 220 . A second switch 215 is coupled in between the second signal I 2 and the capacitor 220 . A first comparator 230 is coupled to the capacitor 220 for generating a first-control signal at the output of the first comparator 230 once the voltage of the capacitor 220 is higher than a first reference voltage V R1 . An output circuit formed by an inverter 231 and an AND gate 232 is coupled to generate a first discharge signal at the output of the AND gate 232 in response to the enabling of the first-control signal and the disabling of the switching signal S ON . The switching signal S ON is further coupled to control the first switch 210 . The first switch 210 is turned on in response to the enabling of the switching signal S ON The first discharge signal is coupled to control the second switch 215 . The second switch 215 is turned on in response to the enabling of the first discharge signal. The first signal I 1 is used for charging the capacitor 220 . The second signal I 2 is utilized for discharging the capacitor 220 . The third signal I 3 is further coupled to the first signal I 1 to decrease the value of the first signal I 1 .
›DESCRIPTION OF THE EMBODIMENTS · 2 of 2
The voltage V DS determines the first signal I 1 . The first signal I 1 can be expressed as,
I 1 = k 1 × V DS R 142 ( 11 )
The output voltage V O determines the second signal I 2 and the third signal I 3 as the following:
I 2 = k 2 × V O R 152 ( 12 ) I 3 = k 3 × V O R 152 ( 13 )
The voltage on the capacitor 220 can be expressed as,
where k1, k2 and k3 are constants such as the ratio of resistive devices and/or the gain of current mirror, C is the capacitance of the capacitor 220 , T ON is enable time of the switching signal S ON (the charge time of the capacitor 220 ), R 142 is the resistance of the resistor 142 , and R 152 is resistance of the resistor 152 . The discharge time T OFF of the capacitor 250 is given by,
T OFF = C × V C I 2 = C × V C k 2 × V O R 152 ( 15 )
By properly selecting k1, k2, k3, R 142 , and R 152 , the discharge time T OFF of the capacitor 250 , can be rewritten according to equations (14) and (15):
T OFF = K × V DS - V O V O × T ON ( 16 )
The discharge time T OFF of the capacitor 250 is therefore corresponded to the demagnetization period T DISCHARGE of the transformer 10 .
where K is a constant.
A second comparator 240 is coupled to the capacitor 220 to generate a second control signal at the output of the second comparator 240 once the voltage of the capacitor 220 is higher than a second reference voltage V R2 . Another output circuit formed by an inverter 241 and an AND gate 250 is coupled to generate a second discharge signal at the output of the AND gate 250 in response to the enabling of the second-control signal and the disabling of the switching signal S ON . The control signal S W can be generated in accordance with the first discharge signal or the second discharge signal. The second discharge signal is utilized to generate the control signal S W in this embodiment. The second reference voltage V R2 is higher than the first reference voltage V R1 . Therefore, the control signal S W is disabled and the power switch 20 is turned off before the magnetizing of the transformer 10 .
Referring to equation (16) and the waveforms of the synchronous rectification circuit of FIG. 8 , the period of the control signal S W is controlled by the discharge time T OFF of the capacitor 250 (the voltage V C ). The period of the control signal S W is decreased in response to the decrease of the charge time T ON of the capacitor 250 . The period of the control signal S W is increased in response to the decrease of the output voltage V O . The charge time T ON is controlled by the enable time of the switching signal S ON which is correlated to the magnetization period (T CHARGE ).
It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention covers modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
›Tables in the description — 3
| I | C | |
| = | ||
| V | E | |
| L | P | |
| × | ||
| T | CHARGE | |
| ( | 1 | ) |
| I | D | |
| = | ||
| V | O | |
| L | S | |
| × | ||
| T | DISCHARGE | |
| ( | 2 | ) |
| T | DISCHARGE | |
| = | ||
| V | S | |
| V | O | |
| × | ||
| T | CHARGE | |
| ( | 9 | ) |
| V | C | |
|---|---|---|
| = | ||
| I | 1 | |
| - | ||
| I | 3 | |
| C | ||
| × | ||
| T | ON | |
| = | ||
| k | | |
| | 1 | × |
| V | DS | |
| R | 142 | |
| - | ||
| k | | |
| | 1 | × |
| V | O | |
| R | 152 | |
| C | ||
| × | ||
| T | ON | |
| ( | 14 | ) |
Claims as granted
11 claimsLog in to read the claims of this application.
Log in to unlockClassifications
3 codes- H02M7/217
Claim changes
SoonSee which claims were amended, added or cancelled during examination, with every added and removed word marked.
The published claims of this application are not paired with the granted ones in what we hold.
File wrapper
See the full prosecution history — every USPTO and applicant action on this file, in order.
Log in to unlockDocuments
Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.
Log in to unlockChain of title
See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.
Log in to unlock