USPatent applicationPatented

Integrated charge and orifice plates for continuous ink jet printers

Granted 2 Jun 2009 · no office action yet

Life of the application

14 dated events
⤢ drag to zoom20062008201020122014201620182020202220242026ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

An integrated orifice array plate and a charge plate are fabricated for a continuous ink jet print head by producing an orifice plate and a charge plate, and by bonding the two together. The orifice plate is produced by providing an electrically non-conductive orifice plate substrate, forming a recessed-surface trench of predetermined depth into one of two opposed sides of the orifice plate substrate, and forming an array of orifices through the orifice plate substrate from the recessed surface of the trench to the other of the two opposed sides wherein the orifices are spaced apart by a predetermined distance. The charge plate is produced by providing an electrically non-conductive orifice plate substrate of predetermined thickness, and forming a plurality of charging leads on one of two opposed sides of the orifice plate substrate. The charge leads are spaced apart by said predetermined distance.

Description

6 parts
›CROSS REFERENCE TO RELATED APPLICATIONS

Reference is made to commonly assigned, U.S. Pat. No. 7,437,820 and U.S. Patent Publication Nos.2007/0261239 and 2007/0263042.

›FIELD OF THE INVENTION

The present invention relates to continuous ink jet printers, and more specifically to the fabrication of MEMS-bases integrated orifice plate and charge plate for such using electroforming and anodic bonding and silicon etching techniques.

›BACKGROUND OF THE INVENTION

Continuous-type ink jet printing systems create printed matter by selective charging, deflecting and catching drops produced by one or more rows of continuously flowing ink jets. The jets themselves are produced by forcing ink under pressure through an array of orifices in an orifice plate. The jets are stimulated to break up into a stream of uniformly sized and regularly spaced droplets.

The approach for printing with these droplet streams is to use a charge plate to selectively charge certain drops, and to then deflect the charged drops from their normal trajectories. The charge plate has a series of charging electrodes located equidistantly along one or more straight lines. Electrical leads are connected to each such charge electrode, and the electrical leads in turn are activated selectively by an appropriate data processing system.

U.S. Pat. No. 4,636,808, which issued to Herron, describes a simple arrangement of the drop generator and the charge plate. U.S. Pat. No. 6,660,614 discloses anodic bonding, while U.S. Pat. No. 4,560,991 discloses a method of forming charge plates using electroforming. Both of these techniques are used in the practice of the preferred embodiment of the present invention.

Conventional and well-known processes for making the orifice plate and charge plate separately consist of photolithography and nickel electroforming. Orifice plate fabrication methods are disclosed in U.S. Pat. Nos. 4,374,707; 4,678,680; and 4,184,925. Orifice plate fabrication generally involves the deposition of a nonconductive thin disk followed by partial coverage of this with nickel to form an orifice. After formation of the orifice, the metal substrate is selectively etched away leaving the orifice plate electroform as a single component. Charge plate electroforming is described in U.S. Pat. Nos. 4,560,991 and 5,512,117. These charge plates are made by depositing nonconductive traces on a metal substrate followed by deposition of nickel in a similar fashion to orifice plate fabrication, except that parallel lines of metal are formed instead of orifices. Nickel, which is a ferromagnetic material, is unsuitable for use with magnetic inks. Nor can low pH ink (pH less than, say, 6) be used with nickel, which is etched by low pH ink.

Epoxy is generally used to bond the separately fabricated charge plate and orifice plate. Using epoxy in bonding is often called “adhesive bonding” and limits yield. Nor does epoxy bonding provide a very robust connection. It is very easy to introduce the trapped air between the two components, so it is normally not a void-free bonding technique. The anodic bonding is a relatively low temperature process (the temperature can be as low as 350° C.), but with a higher bonding strength, and is normally a void-free bonding.

Accordingly, it is an object of the present invention to provide a fabrication process of the orifice plate and charge plate that permits the use of both low pH and magnetic inks. It is another object of the present invention to provide such an orifice plate and charge plate as one, self-aligned component with high yield and robust connection.

›SUMMARY OF THE INVENTION

According to a feature of the present invention, an integrated orifice array plate and a charge plate is fabricated for a continuous ink jet print head by producing an orifice plate and a charge plate, and by bonding the two together. The orifice plate is produced by providing an electrically non-conductive orifice plate substrate, forming a recessed-surface trench of predetermined depth into one of two opposed sides of the orifice plate substrate, and forming an array of orifices through the orifice plate substrate from the recessed surface of the trench to the other of the two opposed sides wherein the orifices are spaced apart by a predetermined distance. The charge plate is produced by providing an electrically non-conductive orifice plate substrate of predetermined thickness, and forming a plurality of charging leads on one of two opposed sides of the orifice plate substrate. The charge leads are spaced apart by said predetermined distance.

In a preferred embodiment of the present invention, the one of the two opposed sides of the orifice plate substrate is initially coated with a silicon nitride layer; and the orifices are formed by etching into the orifice plate substrate through openings in the silicon nitride layer on the one side of the orifice plate substrate. Preferably, the one of the two opposed sides of the orifice plate substrate is initially coated with a silicon nitride layer; and the trench is formed by etching into the orifice plate substrate through openings in the silicon nitride layer on the one side of the orifice plate substrate. The charging leads may be formed by coating the one of the two opposed sides of the charge plate substrate with a silicon nitride layer and then a conductive layer; electroforming charging leads on the conductive layer; and isolating the charging leads one from the others.

According to another feature of the present invention, the fabrication of the orifice plate further includes forming an ink channel the other side of the orifice plate substrate. Preferably, the ink channel is formed by coating the other side of the orifice plate substrate with a silicon nitride layer, and etching into the orifice plate substrate through an opening in the silicon nitride layer on the other side of the orifice plate substrate.

According to yet another feature of the present invention, a continuous ink jet printer print head includes an integral orifice array plate and charge plate. The charge plate has an electrically non-conductive orifice plate substrate, a trench of predetermined depth on one of two opposed sides of the orifice plate substrate, and an array of orifices through the orifice plate substrate from the trench to the other of the two opposed sides. The orifices are spaced apart by a predetermined distance. The a charge plate has an electrically non-conductive charge plate substrate of predetermined thickness, and a plurality of charging leads on one of two opposed sides of the charge plate substrate. The charge leads are spaced apart by the predetermined distance, wherein the other of the two opposed sides of the charge plate is bonded to the one side of the orifice plate substrate such that the charging leads align respectively with the orifices of the array and are spaced there from by the depth of the trench and the thickness of the orifice plate substrate.

Anodic bonding techniques are used to avoid using epoxy for component bonding, thus producing high yield and robust connections from a relatively low temperature process (the temperature can be as low as 350° C.), but with a high bonding strength, that is normally void-free.

›BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a cross-sectional view of a silicon substrate, silicon nitride layer, and patterned photo resist layer usable in the present invention;

FIGS. 2 and 3 are cross-sectional views of initial steps in a process for fabricating an orifice plate of FIG. 10 from the silicon substrate of FIG. 1 ;

FIG. 4 is a perspective view of the orifice plate at this point in the fabrication process.

FIGS. 5-9 are cross-sectional views of steps in a process for fabricating an orifice plate of FIG. 10 from the silicon substrate of FIG. 1 ;

FIG. 10 is a perspective view of the orifice plate at this point in the fabrication process.

FIGS. 11 and 12 are cross-sectional views of final steps in a process for fabricating an orifice plate of FIG. 10 from the silicon substrate of FIG. 1 ;

FIG. 13 is a perspective view of the finished orifice plate.

FIGS. 14-17 are cross-sectional views of steps in a process for fabricating of charge plate according to the present invention; and

FIG. 18 is a perspective view of the bonded charge plate and orifice plate according to the present invention.

›DETAILED DESCRIPTION OF THE INVENTION

It will be understood that the orifice array plate and the charge plate of the present invention are intended to cooperate with otherwise conventional components of ink jet printers that function to produce desired streams of uniformly sized and spaced drops in a highly synchronous condition. Other continuous ink jet printer components, e.g. drop ejection devices, deflection electrodes, drop catcher, media feed system and data input and machine control electronics (not shown) cooperate to effect continuous ink jet printing. Such devices may be constructed to provide synchronous drop streams in a long array printer, and comprise in general a resonator/manifold body, a plurality of piezoelectric transducer strips, an orifice plate and transducer energizing circuitry.

FIG. 1 shows a silicon substrate 10 coated on both sides with thin layers 12 and 14 of silicon nitride. In the preferred embodiment, dipping in buffed hydrofluoric acid chemically cleans the substrate, and the silicon nitride layers are applied such as by low-pressure chemical vapor deposition. A photoresist 16 has been applied; such as by spin coating, to one side of the composite 10 , 12 , and 14 . The photoresist has been imagewise exposed through a mask (not shown) and developed to leave a pattern for forming an ink channel as detailed below. Positive photoresist is preferred.

Referring to FIG. 2 , silicon nitride layer 12 has been etched away according to the photoresist pattern. In FIG. 3 , an ink channel 18 has been etched into silicon substrate 10 such as by means of a potassium hydroxide solution heated between 60° C. and 90° C. Silicon nitride layer 12 acts as an etching mask. In the preferred embodiment, ink channel 18 is between 50 μm and 150 μm. Photoresist 16 is stripped using, say, acetone, and the wafer surface is cleaned such as by the use of O 2 plasma. FIG. 4 is a perspective view of the orifice plate at this point in the fabrication process.

Next, a positive tone photoresist 20 is spun onto silicon nitride layer 14 on the opposite side of the composite 10 , 12 , and 14 , and is patterned by, say, photolithography. FIG. 5 illustrates the result, but is greatly simplified for clarity. For example, only four patterned indentations are shown, but it will be understood that, in practice, the number of indentations will equal the number of nozzles desired.

The silicon nitride exposed through the pattern in photoresist 20 is etched away by, for example, reactive ion etching. The result is shown in FIG. 6 . A series of nozzle openings 22 are etched into silicon substrate 10 using, say, deep reactive ion etching, which is a form of reactive ion etching especially suited to etch a deep profile with relatively straight sidewalls. The depths of nozzle openings 22 are controlled by the etching time. FIG. 7 shows the result of these steps.

Another photolithography step re-patterns photoresist 20 as in FIG. 8 so that the exposed silicon nitride can be removed using reactive ion etching as shown in FIG. 9 (and as shown in perspective in FIG. 10 ).

Referring to FIG. 11 , nozzle openings 22 and a trench 24 are simultaneously deep reactive ion etched. Ink channel 18 acts as an etching stop when the nozzle openings break through silicon substrate 10 because the helium flow rate in the deep reactive ion etching process changes to stop the etching process. Photoresist 20 is striped and the wafer cleaned to produce a finished orifice plate 26 as illustrated in FIG. 12 , and the result is shown in perspective view 13 .

FIG. 14 shows a second silicon substrate 26 that also has been coated on both sides with thin layers 28 and 30 of silicon nitride by low pressure chemical vapor deposition or other suitable process known in the art. A conductive layer 32 of Au (gold), Cu (copper) or Ni (nickel) is applied to one side of the wafer using a sputtered adhesive layer of, say, chromium or titanium. The thickness of substrate 26 can be selected to meet desired droplet break-off lengths. A thicker charge plate corresponds to a longer drop break-off length. Thicknesses from 200 μm to 1500 μm are contemplated.

In FIG. 15 , a thick (at least 100 μm) photosensitive film 34 of photoresist is patterned so that charging leads 36 can be electroformed. Preferably, through mask electroplating is used as illustrated in FIG. 16 . When the photosensitive film 34 is stripped (such as by acetone) and the surface O 2 plasma cleaned, conductive layer 32 is etched away using ion milling technique to leave charging leads 36 as shown in FIG. 17 . The charging electrodes leads will also have been etched, but not enough to be of concern. A layer 38 of silicon oxide (SiO 2 ) is deposited on the backside of the silicon substrate 26 (the side of the wafer without the charging leads) to form an anodic bonding layer. After this step, the fabrication of the charge plate is complete. The final step is to bond the charge plate to the orifice plate as shown in FIG. 18 . Anodical bonding is also known as “Field-assisted thermal bonding.” It is commonly used to join silicon to glass (or silicon coated with silicon oxide). Anodic bonding is a relatively low temperature process (the temperature can be as low as 350° C.), but with a higher bonding strength, and is normally void-free.

The invention has been described in detail with particular reference to certain preferred embodiments thereof, but it will be understood that variations and modifications can be effected within the spirit and scope of the invention.

›Tables in the description — 1
PARTS LIST
10.silicon substrate
12.silicon nitride layer
14.silicon nitride layer
16.photoresist
18.ink channel
20.photoresist
22.nozzle openings
24.trench
26.silicon substrate
28.silicon nitride layer
30.silicon nitride layer
32.conductive layer
34.photosensitive film
36.charging leads

Claims as granted

11 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

5 codes
IPC · International Patent Classification
Section B — Performing operations; transporting
  • B41J2/14
  • B41J2/16
USPC · US Patent Classification
347/47347/76347/77

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomJul 2006Jan 2007Jul 2007Jan 2008Jul 2008Jan 2009Jul 2009USPTOApplicantNotice of allowance
USPTOApplicanthover for detail · click to open
Pendency
3.1 y
1,118 days filing → grant
Office actions
0
none on record
Examiner
Thinh H Nguyen
art unit 2861 · TC 2800
Citations: 51 back · 0 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

⤢ drag to zoom20062008201020122014201620182020202220242026Owner 1liens, releases & corrections
TitleLienReleasehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock