Active quadrature radio frequency power detector

The present invention relates to Radio Frequency (RF) power detectors used in RF communications circuitry.

RF power detectors are commonly used to measure output power in RF communications systems, which need to control output power of RF power amplifiers. The output power is controlled to stay within regulatory power limits, to minimize power consumption in battery powered devices, such as mobile terminals, mobile phones, and Personal Digital Assistants (PDAs), and to transmit only enough power for effective communications, thus minimizing interference with other RF devices.

Gain, DC current, and adjacent channel power (ACP) of an RF power amplifier are functions of the load impedance seen at the output of the power amplifier. Ideally, the load impedance is a constant load; however, in reality, the load impedance may change due to variations in the impedance of the components in the transmit chain following the power amplifier, such as a duplexer, caused by frequency, temperature, and process variations. Load impedance may also vary due to variations in impedance of an antenna of a mobile device caused by proximity of the antenna to foreign metallic objects and a user's body. As a result, RF power amplifier architectures that tend to minimize gain, DC current, and ACP variations due to changes in load impedance are commonly used. Once such architecture is a quadrature RF power amplifier.

The stability of a quadrature RF power amplifier's performance is not as susceptible to output load variations as other RF power amplifier architectures. A quadrature RF power amplifier splits and phase shifts an RF input signal into two quadrature RF signals that are 90 degrees out of phase with each other. The two quadrature RF signals are then amplified, phase shifted back into phase with each other, and then combined to form an RF output signal. The quadrature power amplifier minimizes performance variations by presenting each side of the amplifier with a load that is 180 degrees out of phase with the other side of the amplifier. When one side of the amplifier is presented with a load that causes low gain, the other side is being presented with a load that causes high gain on that side. This is in contrast to a single ended amplifier in which the amplifier stage is presented with a single load. Hence, the quadrature architecture provides a method of diversifying the load presented to the power amplifier. This diversification results in higher immunity to performance variation resulting from a high voltage standing wave ratio (VSWR) at the power amplifier's output.

Traditional approaches for detecting output power use a directional coupler at the output of the RF power amplifier to provide a signal representative of the output of the power amplifier. A power detector then processes the signal to detect the output power of the power amplifier; however, the directional coupler uses some of the output power, which adds loss to the transmit path, thereby decreasing the efficiency of the RF communications system. Thus, there remains a need for a system for detecting the output power of an RF power amplifier that is tolerant to variations in load impedance and eliminates the need for a directional coupler.

The present invention is a quadrature RF power detector circuit, which is used in conjunction with a quadrature RF power amplifier to detect and combine RF signals from an in-phase amplifier leg and from a quadrature-phase amplifier leg to provide an RF power detection signal. The quadrature RF power detector circuit includes an emitter follower amplifier for each leg of the quadrature RF power amplifier and may include doubler circuitry to detect both half-cycles of an RF signal. The emitter follower detector provides power detection with minimal DC current and without significant RF loading at the point of detection, such as an RF interstage. This balanced detector also provides more accurate power detection under high VSWR conditions due to the quadrature action minimizing peaks and valleys in the detected voltage.

Since the quadrature RF power detector circuit uses active circuitry, no RF power coupler is needed. The input impedance of the quadrature RF power detector circuit is high enough for use at any quadrature RF power amplifier stage. Detection of output power from a quadrature amplifier stage is less susceptible to output load variations than detection of output power after quadrature amplifier signals have been phase-shifted and combined into an RF power amplifier output signal. The emitter follow amplifier architecture of the quadrature RF power detector circuit provides a low output impedance, which supports fast response time applications and can drive low impedance loads.

Those skilled in the art will appreciate the scope of the present invention and realize additional aspects thereof after reading the following detailed description of the preferred embodiments in association with the accompanying drawing figures.

The accompanying drawing figures incorporated in and forming a part of this specification illustrate several aspects of the invention, and together with the description serve to explain the principles of the invention.

FIG. 1 shows a block diagram of a quadrature RF power amplifier.

FIG. 2 shows a block diagram of the quadrature RF power amplifier of FIG. 1 using one embodiment of the present invention, which is a quadrature RF power detector.

FIG. 3 is a block diagram of the quadrature RF power detector of FIG. 2 .

FIG. 4 shows the details of one embodiment of the quadrature RF power detector of FIG. 3 .

FIG. 5 adds a power doubler circuit to the quadrature RF power detector of FIG. 4 .

FIG. 6 shows one embodiment of the present invention used in a mobile terminal.

The embodiments set forth below represent the necessary information to enable those skilled in the art to practice the invention and illustrate the best mode of practicing the invention. Upon reading the following description in light of the accompanying drawing figures, those skilled in the art will understand the concepts of the invention and will recognize applications of these concepts not particularly addressed herein. It should be understood that these concepts and applications fall within the scope of the disclosure and the accompanying claims.

The present invention is a quadrature RF power detector circuit used to measure the output power from a quadrature RF power amplifier 10 . The basic architecture of the quadrature RF power amplifier 10 is shown in FIG. 1 . An RF input signal, named RF IN , is received by a quadrature splitter 12 , which splits and phase-shifts RF IN into two quadrature signals, named I IN and Q IN . I IN is an in-phase amplifier signal and feeds the input of a first in-phase amplifier stage 14 . Q IN is a quadrature-phase amplifier signal and feeds the input of a first quadrature-phase amplifier stage 16 . Q IN is phase-shifted from I IN by essentially 90 degrees. The first in-phase amplifier stage 14 feeds a final in-phase amplifier stage 18 . The first quadrature-phase amplifier stage 16 feeds a final quadrature-phase amplifier stage 20 . The final in-phase amplifier stage 18 provides an in-phase output signal, named I OUT , which feeds a quadrature combiner 22 . The final quadrature-phase amplifier stage 20 provides a quadrature-phase output signal, named Q OUT , which also feeds the quadrature combiner 22 . The quadrature combiner 22 phase-shifts and combines I OUT and Q OUT to provide a quadrature RF power amplifier 10 output signal, named RF OUT . FIG. 1 illustrates a two-stage quadrature RF power amplifier 10 ; however, the present invention may be used with a quadrature RF power amplifier that includes any number of amplifier stages.

The present invention detects output power from quadrature RF power-amplifier stages that have separate and balanced I and Q signals. In one embodiment, the present invention is used to detect output power from the final stage of a quadrature RF power amplifier. The I and Q outputs of the final stage are used instead of a combined output from the quadrature RF power amplifier final stage. Using I and Q signals reduces the impact of RF power amplifier output load variations on the accuracy of the power measurement.

In one embodiment of the present invention, a quadrature RF power detector 24 is coupled to the quadrature RF power amplifier 10 as shown in FIG. 2 . The quadrature RF power detector 24 receives an in-phase detection signal, named I DET , from the first in-phase amplifier stage 14 and a quadrature-phase detection signal, named Q DET , from the first quadrature-phase amplifier stage 16 . The quadrature RF power detector 24 detects and amplifies each detection signal and then combines and filters the detected, amplified detection signals to provide a quadrature RF power detector 24 output signal, named V DET , which is indicative of the sum of the output power from the first in-phase amplifier stage 14 and the first quadrature-phase amplifier stage 16 . DC supply voltages, named V BIAS1 and V BIAS2 , provide DC power and reference voltages needed by the quadrature RF power detector 24 .

Other embodiments of the present invention may be used with quadrature RF power amplifiers, which may include any number of quadrature amplifier stages such that the present invention is used to measure output power from one or more of the quadrature amplifier stages. The present invention can be implemented using any transistor technology including MOSFET technology, JFET technology, or bipolar technology.

FIG. 3 is a block diagram of the quadrature RF power detector 24 of FIG. 2 . I DET feeds an in-phase emitter follower amplifier and detector 26 . Q DET feeds a quadrature-phase emitter follower amplifier and detector 28 . The outputs of the emitter follower and detectors 26 , 28 are combined and feed an emitter follower filter 30 , which removes ripple from the amplified, detected, and combined signals to provide V DET . DC bias circuitry 32 provides DC bias needed by the emitter follower and detectors 26 , 28 . In another embodiment of the present invention, the DC bias circuitry 32 includes doubler circuitry to allow detection of both half-cycles of the detection signals. V BIAS1 provides the DC reference voltage needed by the DC bias circuitry 32 . V BIAS2 provides the DC supply voltage needed by the emitter follower and detectors 26 , 28 .

The emitter follower amplifiers and detectors 26 , 28 provide power detection with minimal DC current and without significant RF loading at the point of detection, such as an RF interstage. This balanced detector scheme also provides more accurate power detection under high VSWR conditions due to the quadrature action minimizing peaks and valleys in the detected voltage.

FIG. 4 shows the details of one embodiment of the quadrature RF power detector 24 of FIG. 3 . The in-phase emitter follower amplifier and detector 26 includes an in-phase coupling capacitor 34 and an in-phase emitter follower transistor 36 . I DET feeds the in-phase coupling capacitor 34 , which then feeds the base of the in-phase emitter follower transistor 36 . The quadrature-phase emitter follower amplifier and detector 28 includes a quadrature-phase coupling capacitor 38 and a quadrature-phase emitter follower transistor 40 . Q DET feeds the quadrature-phase coupling capacitor 38 , which then feeds the base of the quadrature-phase emitter follower transistor 40 . The collectors of the emitter follower transistors 36 , 40 are coupled to V BIAS2 . The emitters of the emitter follower transistors 36 , 40 are coupled to each other and feed the emitter follower filter 30 , which includes an emitter resistor 42 and an emitter capacitor 44 . The emitter resistor 42 and emitter capacitor 44 are connected in parallel to form the emitter follower filter 30 ; therefore, the emitter follower transistors 36 , 40 are connected in an emitter follower configuration. Since the base-emitter junctions of the emitter follower transistors 36 , 40 are forward biased only during positive half-cycles of the detection signals, the emitter follower and detectors 26 , 28 function as power detectors. V DET is fed from the emitter follower filter 30 .

The DC bias circuitry 32 provides DC bias needed by the bases of the emitter follower transistors 36 , 40 . A bias supply resistor 46 is connected to V BIAS1 to provide bias current to a bias transistor 48 , which provides an output voltage essentially equal to the base-to emitter voltage drop of the emitter follower transistors 36 , 40 . A bias filter capacitor 50 is coupled to the bias transistor 48 to provide a filtered bias voltage. An in-phase bias resistor 52 connects the base of the in-phase emitter follower transistor 36 to the filtered bias voltage. A quadrature-phase bias resistor 54 connects the base of the quadrature-phase emitter follower transistor 40 to the filtered bias voltage. In another embodiment of the present invention, a diode is used in place of the bias transistor 48 .

Traditional passive RF power detectors have no impedance translation; however, since the emitter follower transistors 36 , 40 provide current gain, the input impedance of the quadrature RF power detector 24 is higher than its output impedance; therefore, the quadrature RF power detector 24 may be used with any quadrature stage of an RF power amplifier. The low output impedance of the quadrature RF power detector 24 allows the use of low impedance loads, which may be 2000 ohms. Also, the low output impedance of the quadrature RF power detector 24 allows support of faster response times than with traditional passive RF power detectors, which is useful when controlling output power from a quadrature RF power amplifier.

In another embodiment of the present invention, a diode doubler circuit is added to the DC bias circuitry 32 as shown in FIG. 5 . The in-phase bias resistor 52 ( FIG. 4 ) is replaced with an in-phase bias transistor 56 . The quadrature-phase bias resistor 54 ( FIG. 4 ) is replaced with a quadrature-phase bias transistor 58 . Since the bias transistors 56 , 58 add another base-to-emitter junction to the DC bias circuitry 32 , the bias transistor 48 ( FIG. 4 ) is replaced with a first bias transistor 60 in series with a second bias transistor 62 . By replacing the bias resistors 52 , 54 ( FIG. 4 ) with bias transistors 56 , 58 , during negative half-cycles of the detection signals, the bias transistors 56 , 58 will become forward biased thereby charging the coupling capacitors 34 , 38 to voltages essentially equal to the amplitude of the negative half-cycles. Then, during the next positive half-cycles of the detection signals, the stored voltages from the negative half-cycles will be added to the positive half-cycles thereby essentially doubling the detected signals. In another embodiment of the present invention, diodes may be used to replace one or more of the bias transistors 56 , 58 , 60 , 62 .

One embodiment of the present invention is implemented in a mobile terminal. The basic architecture of the mobile terminal 64 is represented in FIG. 6 and may include a receiver front end 66 , a radio frequency transmitter section 68 , an antenna 70 , a duplexer or switch 72 , a baseband processor 74 , a control system 76 , a frequency synthesizer 78 , and an interface 80 . The receiver front end 66 receives information bearing radio frequency signals from one or more remote transmitters provided by a base station. A low noise amplifier 82 amplifies the signal. A filter circuit 84 minimizes broadband interference in the received signal, while downconversion and digitization circuitry 86 downconverts the filtered, received signal to an intermediate or baseband frequency signal, which is then digitized into one or more digital streams. The receiver front end 66 typically uses one or more mixing frequencies generated by the frequency synthesizer 78 . The baseband processor 74 processes the digitized received signal to extract the information or data bits conveyed in the received signal. This processing typically comprises demodulation, decoding, and error correction operations. As such, the baseband processor 74 is generally implemented in one or more digital signal processors (DSPs).

On the transmit side, the baseband processor 74 receives digitized data, which may represent voice, data, or control information, from the control system 76 , which it encodes for transmission. The encoded data is output to the transmitter 68 , where it is used by a modulator 88 to modulate a carrier signal that is at a desired transmit frequency. Quadrature power amplifier circuitry 90 amplifies the modulated carrier signal to a level appropriate for transmission, and delivers the amplified and modulated carrier signal to the antenna 70 through the duplexer or switch 72 . The present invention is a quadrature RF power detector 92 used to measure the output power from the quadrature power amplifier circuitry 90 . The quadrature RF power detector 92 provides a signal, named V DET , indicative of the output power to the control system 76 , which then adjusts transmitter power control circuitry 94 to provide the proper output power from the quadrature power amplifier circuitry 90 .

A user may interact with the mobile terminal 64 via the interface 80 , which may include interface circuitry 96 associated with a microphone 98 , a speaker 100 , a keypad 102 , and a display 104 . The interface circuitry 96 typically includes analog-to-digital converters, digital-to-analog converters, amplifiers, and the like. Additionally, it may include a voice encoder/decoder, in which case it may communicate directly with the baseband processor 74 . The microphone 98 will typically convert audio input, such as the user's voice, into an electrical signal, which is then digitized and passed directly or indirectly to the baseband processor 74 . Audio information encoded in the received signal is recovered by the baseband processor 74 , and converted by the interface circuitry 96 into an analog signal suitable for driving the speaker 100 . The keypad 102 and display 104 enable the user to interact with the mobile terminal 64 , input numbers to be dialed, address book information, or the like, as well as monitor call progress information.

Those skilled in the art will recognize improvements and modifications to the preferred embodiments of the present invention. All such improvements and modifications are considered within the scope of the concepts disclosed herein and the claims that follow.