USPatent applicationPatented

Switching regulator control circuit which prevents shoot-through current in a synchronous rectifier

Granted 31 Mar 2009 · 1 office action

Current assignee: Ablic Inc. · originally Seiko Group Corporation

Law firm: Law firm · Log in to unlock

Attorney: Attorney · Log in to unlock

Inventors: Michiyasu Deguchi · Examiner: Akm E Ullah · AU 2838 · TC 2800

Life of the application

10 dated events
⤢ drag to zoom20062008201020122014201620182020202220242026ProsecutionOwnershipTerm & fees
ProsecutionOwnershipTerm & feeshover for detail · click to open

Abstract

In a maximum duty control state of a switching regulator control circuit, a period of time during which any one of a step-up switching circuit and a synchronous rectification switching circuit is always off is ensured, thereby preventing the switching efficiency from being remarkably deteriorated. In a maximum duty control state, a voltage difference is provided between a limiter voltage that is inputted to a comparator that controls the switching operation of the step-up switching circuit and a limiter voltage that is inputted to a comparator that controls the switching operation of the synchronous rectification switching circuit, to thereby ensure the period of time during which any one of the step-up switching circuit and the synchronous rectification switching circuit is always off.

Description

5 parts
›BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a switching regulator control circuit and a switching regulator using the circuit, and more particularly to a synchronous rectifier circuit in a step-up operation.

2. Description of the Related Art

FIG. 4 is a circuit diagram showing a conventional step-up/down switching regulator.

A comparator 12 compares a voltage Vd with a chopping wave to output a PWM driving signal. The voltage Vd is outputted from an error amplifier 11 having an inverting input terminal to which the voltage is inputted. The chopping wave is outputted from a chopping wave oscillator circuit 10 having a non-inverting input terminal to which the chopping wave is inputted. The output signal of the comparator 12 is supplied to a step-down switching circuit 24 through a buffer 21 as a step-down driving signal.

One non-inverting input terminal of a comparator 14 is inputted with a voltage Vu, which is obtained by shifting the output voltage Vd of the error amplifier 11 in level by Vos. Vos is set to a value equal to the amplitude voltage of the chopping wave so that the voltage Vu falls into the amplitude range of the chopping wave when the output voltage Vd of the error amplifier 11 exceeds an upper limit voltage of the chopping wave. An inverting input terminal of the comparator 14 is inputted with a chopping wave, and the chopping wave is compared with the voltage Vu to output a signal. The output signal from the comparator 14 is supplied to a step-up switching circuit 25 through a buffer 23 as a step-up driving signal.

One non-inverting input terminal of the comparator 13 is inputted with a voltage Vs, which is obtained by shifting the output voltage Vd of the error amplifier 11 in level by Vdt. An inverting input terminal of the comparator 13 is inputted with a chopping wave, and the chopping wave is compared with a voltage Vs to output a signal. The output signal from the comparator 13 is supplied to a synchronous rectification switching circuit 26 through a buffer 22 as a synchronous rectification driving signal.

Vdt is set to a value that is slightly smaller than Vos. As a result, the magnitude relation of Vs and Vu on the basis of the ground satisfies Vs>Vu, and the relation of the voltages including the chopping wave is as shown in FIG. 5 . In this example, the step-up driving signal and the synchronous rectification driving signal are different from each other in duty ratio from the relation of the voltage Vs and the voltage Vu.

Accordingly, the step-up driving signal is supplied to the step-up switching circuit 25 , which is turned on in response to an H level whereas the synchronous rectification driving signal is supplied to the synchronous rectification switching circuit 26 , which is turned on in response to an L level, with the result that there exists a time Toff-off at which the step-up switching circuit 25 and the synchronous rectification switching circuit 26 are turned off at the same time.

The above time Toff-off prevents the output terminal and the ground from being short-circuited by turning on the step-up switching circuit 25 and the synchronous rectification switching circuit 26 at the same time. This is a technique essential to a switching regulator with synchronous rectification (for example, refer to JP 2003-180072 A).

Furthermore, in the switching regulator with the synchronous rectification, it is necessary to prevent the step-up switching circuit 25 and the synchronous rectification switching circuit 26 from always turning on when the output voltage drops and the voltage Vs and the voltage Vu are equal to or larger than the maximum Vclk(max) of the chopping wave.

In this example, each of the comparators 13 and 14 has two non-inverting input terminals, and one of those two non-inverting input terminals which inputs a lower potential is set to function whereas the other terminal which inputs a higher potential is not set to function. By using this feature, a voltage Vmax 1 that is slightly lower than Vclk(max) is applied to the other non-inverting input terminals of the comparators 13 and 14 . With the above structure, in the case where Vu and Vs exceed Vmax 1 , the comparison with the chopping wave becomes Vmax 1 . Accordingly, even in the case where a supply voltage is lowered, a PWM driving signal of a constant duty is outputted, which is capable of preventing the step-up switching circuit 25 and the synchronous rectification switching circuit 26 from always being turned on. Hereinafter, this state is called “maximum duty control state”.

›SUMMARY OF THE INVENTION

However, as shown in FIG. 5 , when Vu and Vs exceed Vmax 1 , the output signals of the comparators 13 and 14 have a constant duty that is determined by the chopping wave and the Vmax 1 . Accordingly, the output signals of the comparators 13 and 14 have entirely the same duty, that is, the time Toff-off becomes 0, thereby making the switching efficiency remarkably low.

The present invention has been made in view of the above circumstances, and therefore an object of the present invention is to ensure a time Toff-off in the switching control of a step-up switching circuit and a synchronous rectification switching circuit, to thereby prevent the switching efficiency from being remarkably lowered.

To achieve the above object, according to the present invention, there is provided a switching regulator control circuit in which a third reference voltage Vmax 2 obtained by adding a voltage Vos−Vdt to a second reference voltage Vmax 1 is applied to one positive input terminal of a comparator 13 , with the result that the comparator 13 controls the switching operation of a step-up switching circuit by using Vmax 2 , and a comparator 14 controls the switching operation of a synchronous rectification switching circuit by using Vmax 1 .

In the switching regulator control circuit according to the present invention, even in the maximum duty control state, the time Toff-off can be positively ensured in the switching control of the step-up switching control and the synchronous rectification switching circuit, thereby making it possible to prevent the switching efficiency from being remarkably deteriorated.

›BRIEF DESCRIPTION OF THE DRAWINGS

In the accompanying drawings:

FIG. 1 is a block diagram showing a switching regulator control circuit according to the present invention;

FIG. 2 is a circuit diagram showing the switching regulator control circuit according to the present invention;

FIG. 3 is a timing chart of the switching regulator control circuit according to the present invention;

FIG. 4 is a block diagram showing a conventional switching regulator control circuit;

FIG. 5 is a timing chart of a conventional switching regulator control circuit; and

FIG. 6 is a graph showing a relation between a time Toff-off and power conversion efficiency.

›DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

FIG. 1 is a block diagram showing a switching regulator control circuit according to the present invention. A switching regulator control circuit according to the present invention includes an error amplifier circuit 11 for comparing a divided voltage of an output voltage with a reference voltage Vref 1 to output a voltage Vd, a chopping wave oscillator circuit 10 , a Vdt generator circuit 15 , which is a first constant voltage source, a Vos generator circuit 16 , which is a second constant voltage source, a Vmax 1 generator circuit 17 , which is a second reference voltage source, a Vmax 2 generator circuit 18 , which is a third reference voltage source, and comparators 12 , 13 , and 14 for comparing voltages outputted from those circuits with one another. The respective input terminals of the comparators 12 and 14 are inputted with the same signals as those in the conventional switching regulator control circuit, and the other non-inverting input terminal of the comparator 13 is inputted with a voltage Vmax 2 that is outputted by the Vmax 2 generator circuit.

In the above switching regulator control circuit, the Vmax 2 generator circuit generates a voltage that is higher than an output voltage Vmax 1 of the Vmax 1 generator circuit by Vos−Vdt. With such a structure, in the case where Vu exceeds Vmax 1 , control can be conducted so that Vs exceeds Vmax 2 .

Accordingly, as shown in FIG. 3 , even in the case where the voltage Vs and the voltage Vu are equal to or larger than a maximum value Vclk(max) of the chopping waves, a relationship between a step-up switching circuit 25 and a synchronous rectification switching circuit 26 can be so controlled as to always ensure a time Toff-off.

FIG. 2 is a circuit diagram showing the switching regulator control circuit according to the present invention. FIG. 2 shows an example of the Vdt generator circuit 15 , the Vos generator circuit 16 , and the Vmax 2 generator circuit 18 shown in the block diagram of FIG. 1 in detail.

In the Vdt generator circuit 15 , a constant current I 1 that is determined by a variable resistor VR 1 is transmitted as a constant current that flows in a resistor R 1 through a current mirror circuit. In the Vos generator circuit 16 , a constant current I 2 that is determined by a variable resistor VR 2 is transmitted as a constant current that flows in a resistor R 2 through a current mirror circuit. The resistors R 1 and R 2 are fixed resistors that are connected to an output of the error amplifier 11 , and resistances of those resistors R 1 and R 2 are set to be equal to each other. Accordingly, potential differences that develop between both ends of the resistors R 1 and R 2 are determined by the constant currents I 1 and I 2 . In this manner, signals Vs and Vu, which are shifted in level by a certain constant value can be obtained from the resistor R 1 and the output Vd of the error amplifier 11 . Vos−Vdt means a current difference between the constant current I 1 and the constant current I 2 . Accordingly, the constant current I 1 and the constant current I 2 are copied by using the current mirror circuits of transistors M 10 and M 11 , and M 20 and M 21 . Also, the transistors M 11 and M 21 are connected in series, and a transistor M 30 and the transistor M 11 that operate as constant current elements with connection of the gate electrode and the drain electrode are arranged in parallel. With such a structure, a current I 3 (=I 1 −I 2 ) which is equal to a difference between the constant current I 2 and the constant current I 1 flows in the transistor M 30 . The current I 3 is allowed to flow in a resistor RS that is equal to the resistors R 1 and R 2 , thereby making it possible to obtain a potential difference that is equal to Vos−Vdt.

Since the output voltage Vmax 1 is developed by dividing the reference voltage by the resistor, impedance conversion is conducted by using a potential follower 49 .

The output voltage Vmax 2 thus obtained is inputted to another non-inverting input terminal of the comparator 13 , thereby making it possible to ensure the time Toff-off even in the maximum duty control state in the switching control of the step-up switching circuit 25 and the synchronous rectification switching circuit 26 .

FIG. 6 is a graph showing a relation between a time Toff-off and power conversion efficiency. The voltage Vos−Vdt is so set as to enhance the time Toff-off to power conversion efficiency, thereby making it possible to obtain the stable step-up operation of the switching regulator.

›DESCRIPTION OF REFERENCE NUMERALS

10 chopping wave oscillator circuit

15 Vdt generator circuit

16 Vos generator circuit

17 Vmax 1 generator circuit

18 Vmax 2 generator circuit

Claims as granted

5 claims

Log in to read the claims of this application.

Log in to unlock

Classifications

4 codes
IPC · International Patent Classification
Section G — Physics
  • G05F1/62
USPC · US Patent Classification
323/259323/284363/56.4

Claim changes

Soon
Coming soonHow the claims changed between publication and grant

See which claims were amended, added or cancelled during examination, with every added and removed word marked.

AmendedAddedCancelledUnchanged

The published claims of this application are not paired with the granted ones in what we hold.

File wrapper

⤢ drag to zoomJan 2006Jul 2006Jan 2007Jul 2007Jan 2008Jul 2008Jan 2009USPTOApplicantNon-final rejectionResponse after non-finalNotice of allowance
USPTOApplicanthover for detail · click to open
Pendency
3.2 y
1,162 days filing → grant
Office actions
1
non-final + final
Responses
1
no RCE
Examiner
Akm E Ullah
art unit 2838 · TC 2800
Citations: 3 back · 0 forward

See the full prosecution history — every USPTO and applicant action on this file, in order.

Log in to unlock

Documents

Log in to open the documents of this file: the application as filed, every office action and response, the notice of allowance.

Log in to unlock

Chain of title

⤢ drag to zoom20062008201020122014201620182020202220242026Owner 1Owner 3
Titlehover for detail · click to open

See the full assignment history — every owner this patent has passed through, with recordation dates and reel/frame numbers.

Log in to unlock